mcf51ac256a Freescale Semiconductor, Inc, mcf51ac256a Datasheet - Page 464

no-image

mcf51ac256a

Manufacturer Part Number
mcf51ac256a
Description
Mcf51ac Flexis
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCLKE
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
mcf51ac256aCLKE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCPUE
Manufacturer:
MURATA
Quantity:
1 000
16-Bit Serial Peripheral Interface (SPI16)
select bits (SPR3:SPR2:SPR1:SPR0) divide the output of the prescaler stage by 2, 4, 8, 16, 32, 64, 128,
256 or 512 to get the internal SPI master mode bit-rate clock.
The baud rate generator is activated only when the SPI is in the master mode and a serial transfer is taking
place. In the other cases, the divider is disabled to decrease I
The baud rate divisor equation is as follows except those reserved combinations in
The baud rate can be calculated with the following equation:
20.4.8
20.4.8.1
The SS output feature automatically drives the SS pin low during transmission to select external devices
and drives it high during idle to deselect external devices. When SS output is selected, the SS output pin
is connected to the SS input pin of the external device.
The SS output is available only in master mode during normal SPI operation by asserting the SSOE and
MODFEN bits as shown in
The mode fault feature is disabled while SS output is enabled.
20.4.8.2
The bidirectional mode is selected when the SPC0 bit is set in SPI Control Register 2 (see
In this mode, the SPI uses only one serial data pin for the interface with external device(s). The MSTR bit
decides which pin to use. The MOSI pin becomes the serial data I/O (MOMI) pin for the master mode, and
the MISO pin becomes serial data I/O (SISO) pin for the slave mode. The MISO pin in master mode and
MOSI pin in slave mode are not used by the SPI.
20-24
Special Features
SS Output
Bidirectional Mode (MOMI or SISO)
Care must be taken when using the SS output feature in a multi-master
system since the mode fault feature is not available for detecting system
errors between masters.
BUS CLOCK
MCF51AC256 ColdFire Integrated Microcontroller Reference Manual, Rev. 5
Table
BaudRateDivisor
SPPR2:SPPR1:SPPR0
Figure 20-18. SPI Baud Rate Generation
1, 2, 3, 4, 5, 6, 7, or 8
Baud Rate
20-2.
PRESCALER
DIVIDE BY
=
BusClock BaudRateDivisor
NOTE
=
(
SPPR
2, 4, 8, 16, 32, 64, 128, 256 or 512
SPR3:SPR2:SPR1:SPR0
DD
+
BAUD RATE DIVIDER
1
) 2
DIVIDE BY
current.
(
SPR
+
1
)
Table 20-7
Freescale Semiconductor
MASTER
SPI
BIT RATE
Table
:
20-11).

Related parts for mcf51ac256a