peb2035 ETC-unknow, peb2035 Datasheet - Page 103

no-image

peb2035

Manufacturer Part Number
peb2035
Description
Communications Advanced Cmos Frame Aligner
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2035
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035N
Manufacturer:
SIEMENS
Quantity:
25
Part Number:
peb2035N
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2035N
Manufacturer:
MIENENS
Quantity:
20 000
Part Number:
peb2035N
Quantity:
50
Part Number:
peb2035N-V4.1
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035N-VA3
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 076
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 087
Part Number:
peb2035NV4.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
peb2035P
Manufacturer:
INFINEON
Quantity:
1 000
Transmit Control 0 (WRITE)
XC0
XDOS ... Transmit Data Output Sense
ISIG ... Enable Internal Signaling Stack
EPY ... Enable External Transmit Channel Parity Input
EPYS ... External Transmit Channel Parity Sense
Semiconductor Group
0 ... Outputs XDOP, XDOM are active low.
1 ... Outputs XDOP, XDOM are active high.
0 ... Normal operation. The signaling data are taken from/sent to the system internal PCM
1 ... Enables the use of the signaling stacks RSIG and XSIG. Three bytes of received signaling
0 ... Normal operation.
1 ... An externally generated channel parity signal will be read at port XCHPY and compared
with
0 ... Even parity.
1 ... Odd parity.
when FS framing bits are sent in the DL channel. Deactivation of port XMFB is done by
setting bit XFDL.XMAK.
The data is taken immediately before the marker XMFB occurs so that the processor has
almost 12 frames to write the register.
highway at ports XDI, XSIG, RDO.
information are stored in the stack RSIG. The three bytes of signaling information from the
stack XSIG are inserted one after the other in the outgoing PCM frame. Access to three
stacks is requested by the signals at ports RREQ and XREQ. They may be used as interrupt
or DMA request signals. Acknowledging is done with the end of the first or the beginning of
the third read resp. write access to these stacks depending on the value of bit
EMOD.EDMA. For I/O-to-memory DMA transfer the input signal at port ACKNLQ should be
used for direct access to the stacks without the need of generating the chip enable signal
(port CEQ).
The location of the signaling data in the PCM data stream depends on the signaling mode
(MODE.SIGM), the channel translation mode (MODE.CTM) and the CCS marker location
(FMR.SM24).
the internally generated channel parity bit. To avoid difficulties with external parity
generation, the internal parity checker will take the signaling data inputs into account.
7
XDOS
ISIG
EPY
EPYS
103
XTDS XCO2
XCO0
0
PEB 2035
(06)

Related parts for peb2035