peb2035 ETC-unknow, peb2035 Datasheet - Page 70

no-image

peb2035

Manufacturer Part Number
peb2035
Description
Communications Advanced Cmos Frame Aligner
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2035
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035N
Manufacturer:
SIEMENS
Quantity:
25
Part Number:
peb2035N
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2035N
Manufacturer:
MIENENS
Quantity:
20 000
Part Number:
peb2035N
Quantity:
50
Part Number:
peb2035N-V4.1
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035N-VA3
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 076
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 087
Part Number:
peb2035NV4.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
peb2035P
Manufacturer:
INFINEON
Quantity:
1 000
If PCM 24 mode is enabled by setting bit MODE.PMOD immediately after RESET goes inactive, the
configuration shown in table 12 is initialized.
Table 12
PCM 24 Mode Configuration if Initialized after RESET
Register
CCR
MODE
CPY
LOOP
GCR
XFDL
FMR
XC0
XC1
RC0
RC1
MASK
XSIG
IDLE
ICB 1 … 3
CCB 1 … 3
EMOD
ACR
Semiconductor Group
Initiated Value Meaning
00
10
00
00
40
00
80
00
00
20
00
00
FF
FF
00
00
00
70
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
Alarm interrupt mode disabled, no influence on error counting,
channel parity alarms, data transmission via port RDO, or
synchronization. No alarm simulation. Status register read is
enabled. Type of remote alarm indication via bit 2 = 0 in each
speech channel is enabled for the use in F12-format.
Channel translation mode 0, CCS/CAS-CC signaling support,
AMI(ZCS) line code, (CRC6 disabled), dual rail line ports
enabled, 4096 kbit/s mode for system internal highway, no AIS
towards remote end.
Channel parity check is active for channel 0.
Bank switching is disabled.
Channel loop back and loop back of signaling data are
disabled.
Remote alarm indication towards remote end disabled. Non-
auto-synchronization mode, F12 multiframing.
All FS/DL bits are cleared.
FS/DL bits are taken from input XDI.
Outputs for transmit dual rail line data and test data are active
low, internal signaling stacks and external transmit channel
parity are disabled. The transmit clock-slot offset is cleared.
4096-kHz system clock frequency. The Transmit time-slot
Offset is cleared.
Even receive channel parity, receive dual rail line data inputs
are active low. The receive clock slot offset is cleared. Output
FREEZS is enabled. CRC counter extension is disabled.
The receive time-slot offset is cleared.
No interrupt source is enabled.
The transmit signaling stack is cleared. Its values are not
readable until the internal signaling mode is enabled.
Idle channel code is set to ‘FF’ hex.
Normal operation (no ‘Idle Channels’ selected).
Normal operation (no clear channel operation).
No extension enabled.
No extension enabled.
70
PEB 2035

Related parts for peb2035