peb2035 ETC-unknow, peb2035 Datasheet - Page 106

no-image

peb2035

Manufacturer Part Number
peb2035
Description
Communications Advanced Cmos Frame Aligner
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2035
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035N
Manufacturer:
SIEMENS
Quantity:
25
Part Number:
peb2035N
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2035N
Manufacturer:
MIENENS
Quantity:
20 000
Part Number:
peb2035N
Quantity:
50
Part Number:
peb2035N-V4.1
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035N-VA3
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 076
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 087
Part Number:
peb2035NV4.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
peb2035P
Manufacturer:
INFINEON
Quantity:
1 000
RTO5 ... RTO0 ... Receive Time-Slot Offset
Transmit Signaling Stack (WRITE)
XSIG
XS7 ... XS0 ... Transmit Signaling Data
Semiconductor Group
F72:
Release
The alarm will be reset when above conditions are no longer detected.
RRAM = 1
Detection
F4:
F12:
ESF:
F72:
Release
Depending on the selected multiframe format the alarm will be reset when ACFA does not detect
– the ‘bit 2 = 0’ condition for three consecutive pulseframes (all formats if selected),
– the ‘FS bit’ condition for three consecutive multiframes (F12),
– the ‘DL pattern’ for three times in a row (ESF).
Initial value loaded into the receive time-slot counter at the trigger edge of SCLK when the
synchronous pulse at port SYPQ is active (see figure 5).
If the use of the internal signaling register is enabled via bit XC0.ISIG, the contents of this
3-byte stack will be sent one after the other in the outgoing PCM frame. A (DMA or interrupt)
request at port XREQ requires loading the stack with three bytes of signaling data. Access
to this stack is possible
– via a normal write cycle to the chip address location plus stack address (0A Hex), or
– via a direct write access with the signal at port ACKNLQ as access enable in a write
cycle without the need of generating the chip enable signal at port CEQ. This feature is
useful for memory to I/O DMA transfer.
In CCS or CAS-CC, mode the contents of this stack are sent in the signaling channels 17 or
24 (depending on MODE.CTM and FMR.SM24). The MSB of the first byte written to the
stack is sent out first.
– CCR.SRAF = 0: bit 2 = 0 in 255 consecutive speech channels.
– CCR.SRAF = 1: S-bit of frame 12 is forced to ‘ 1’
– CCR.SRAF = 0: pattern ‘ 1111 1111 0000 0000 ...’ in data link channel
– CCR.SRAF = 1: bit 2 = 0 in 255 consecutive speech channels
7
XS7
bit2 = 0 in every speech channel per frame.
bit2 = 0 in 255 consecutive speech channels.
bit 2 = 0 in 255 consecutive speech channels.
106
XS0
0
PEB 2035
(0A)

Related parts for peb2035