cs5954am Cypress Semiconductor Corporation., cs5954am Datasheet - Page 21

no-image

cs5954am

Manufacturer Part Number
cs5954am
Description
Usb Controller For Nand Flash
Manufacturer
Cypress Semiconductor Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS5954AM
Manufacturer:
CY
Quantity:
4 853
4.14.3
The CS5954AM provides a Watchdog timer to monitor certain activities. The Watchdog timer can also interrupt the CS5954AM
processor. The default value of this register is 0x0000.
4.15
The CS5954AM CPU supports suspend, resume, and CPU low-power modes. The CS5954AM BIOS assigns GPIO29 for the
USB DATA+ line pull-up (this pin can simulate USB cable removal or insertion while USB power is still applied to the circuit) and
the GPIO20 for controlling power-off function. The GPIO20 can be used for device low-power mode: it will remove power from
the peripherals in suspend mode. Once USB power is restored, the power to the peripherals may be enabled. The CS5954AM
BIOS will execute the pull-up interrupt upon power-up. To use this feature, the GPIO29 pin must be connected to the DATA+ line
of the USB connector (see Figure 4-5 below). For more information about this function, see [Ref. 1] SL11R_BIOS.
5.0
The CS5954AM has a general-purpose I/O mode.
5.1
In GPIO mode, the CS5954AM has up to 32 general-purpose I/O signals available. However, there are four pins used by the
2-wire serial interface that cannot be used as GPIO pins. The CS5954AM executes at 48MHz. Other available general-purpose
I/O pins can be programmed for peripheral control and/or status, etc.
The following registers are used for all pins configured as GPIO. The outputs are enabled in the I/0 Control registers. Note that
the output Data can be read back via the Output Data Register even if the outputs are not enabled.
Notes:
Document #: 38-08025 Rev. **
21. In order to avoid Watchdog trigger, Reset Count (RC) must be asserted before time-out occurs.
22. The Watchdog Timer overflow causes an internal processor reset. The Processor can read the WT bit after exiting reset to determine if the WT bit is set. If it is
23. The WT value will be cleared on the next external reset.
24. The 2-wire serial interface IO pins are fixed in all CS5954AM Interface modes.
D15
0
set, a Watchdog time-out occurred.
D5
D4–3
D2
D1
D0
Watchdog Timer Count and Control Register (0xC00C: R/W)
Special GPIO Function for Suspend, Resume and Low-power Modes
General-purpose I/O Mode (GPIO)
CS5954AM Interface Modes
D14
0
D13
0
WT
TO1–0
EP
ENB
RC
D12
0
Figure 4-5. Special GPIO Pull-up Connection Example
D11
0
Watchdog Time-out occurred.
Time-out Count:
Enable Permanent WD timer. If set =”1”
WD timer is always enabled. Cleared only on Reset.
Enable WD Timer operation when =”1.”
Reset Count. When set =”1.”
D10
33
0
GPIO29
[24]
ADVANCE
INFORMATION
D9
0
[21, 22, 23]
1.5 K
D8
0
00
01
10
11
33
D7
0
01 milliseconds
04 milliseconds
16 milliseconds
64 milliseconds
D6
USB type B Connector
0
1
2
3
4
V
D-
D+
GND
WT
D5
CC
TO1
D4
TO0
D3
ENB
D2
CS5954AM
EP
Page 21 of 44
D1
RC
D0

Related parts for cs5954am