cs5954am Cypress Semiconductor Corporation., cs5954am Datasheet - Page 8

• Manufacturer Part Number: cs5954am
• Description: Usb Controller For Nand Flash
• Manufacturer: Cypress Semiconductor Corporation.

Table 4-2. Internal RAM Memory Usage
4.0
4.1
The CS5954AM has a built-in 3K×16 internal masked ROM that contains software bootstrap code to allow programs in an external
8-/16-bit ROM to be executed. The ROM code can also load data from the 2-wire serial interface into internal RAM for execution.
In addition, the internal BIOS ROM contains the interrupt service routines (see [Ref. 1] SL11R_BIOS for information) that support
the USB, 2-wire serial interface boot-up option (boot-up from 2-wire serial interface or external ROM). This CS5954AM BIOS
ROM eases software development of all CS5954AM interfaces. The CS5954AM chip is ready for all the USB enumeration and
download of program code.
The CS5954AM internal masked ROM (i.e. SL11R BIOS) is mapped from address 0xE800 to 0xFFFF. On power-up or hardware
reset, the CS5954AM processor jumps to the address of 0xFFF0, which contains a long jump to the beginning of the internal
ROM of address 0xE800. See Table 4-1.
Table 4-1. Internal Masked ROM (CS5954AM BIOS)
4.2
The CS5954AM BIOS ROM reserves addresses from 0xC100 to 0xE800 for external ROM. During BIOS initialization, the
CS5954AM will scan for the signature ID (0xCB36) at location 0xC100. After a valid signature is detected, execution will begin
at address 0xC102 (see [Ref. 1] SL11R_BIOS for more information). The signal nXROMSEL is used to enable the external ROM.
It is mapped from 0xC100 to 0xE800 by default. However, the Extended Memory Control can be used to configure multiple
windows for external ROM set-up.
4.3
The CS5954AM contains a 1.5K×16 internal RAM. This memory is used to buffer USB packets and is accessed by the 16-bit
processor and the SIE (Serial Interface Engine). USB transactions are automatically routed to the memory buffer. The CS5954AM
BIOS uses this internal RAM for USB buffers, BIOS variables and user data/code. Executable code or data can reside in multiple
locations: internal masked ROM (3K×16), internal RAM (3K×8), external ROM, and external SRAM. Program code or data can
also be loaded to either the internal or the external RAM from the USB port, the RS232 port, or the 2-wire serial interface.
The CS5954AM Internal RAM is mapped from 0x0000 to 0x0BFF. See internal RAM memory usage in Table 4-2 below.
Notes:
Document #: 38-08025 Rev. **
0xE800
0xFFF0
0xFFF4
0xFFFA
0xFFFC
0xFFFE
0xFFFF
0x0000
0x0100
0x0200
0x0220
0x0344
2.
3.
• The addresses from 0x0000 to 0x00FF are reserved for hardware and software interrupt vectors (see [Ref. 1]
• Addresses from 0x0100 to 0x01FF are reserved for Internal Register Banks (CS5954AM register R0-R15 bank 0 and
• Addresses from 0x0200 to 0x021F are reserved for the hardware interrupt stack.
• Addresses from 0x0220 to 0x0343 are available internal RAM for application software. Software can be downloaded
SL11R_BIOS for more information).
R0-R15 bank 1) and the software stack. Others are reserved for USB Control registers and other read/write control
registers.
via the USB port (see [Ref. 1] SL11R_BIOS for more information).
The Address space from 0x8000-0xC100 can also be used as the external ROM (see the External Memory Control Set-up for more detail).
This address may be changed due to CS5954AM BIOS revision updates. The new CS5954AM BIOS may require more internal memory for its variable usage
in any new CS5954AM BIOS.
–
–
–
–
–
–
–
–
–
–
–
–
Internal Masked ROM: 0xE800–0xFFFF
External ROM: 0xC100–0xE800
Internal RAM: 0x0000–0x0BFF
0x00FF
0x01FF
0x021F
0x0343
0x0BFF
0xFFEF
0xFFF3
0xFFF9
Interface
0xFFFB
0xFFFF
0xFFFE
0xFFFD
[3]
Address
Address
[2]
Reserved for Future Use
ROM BIOS Checksum
CS5954AM BIOS Revision
CS5954AM BIOS Code/Data Space
Jump to 0xE800
Peripheral Revision
QT Engine Instruction Revision
Hardware/Software Interrupts
Register Banks/USB Control/Software Stack
Hardware Interrupts Stack
CS5954AM BIOS Internal Buffers and Variables
User’s Programming Space
ADVANCE
INFORMATION
Memory Description
Memory Description
CS5954AM
Page 8 of 44