HD6417706 RENESAS [Renesas Technology Corp], HD6417706 Datasheet - Page 199

• Manufacturer Part Number: HD6417706
• Description: Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series
• Manufacturer: RENESAS [Renesas Technology Corp]

7.3.7
Break Condition Specified to a CPU Instruction Fetch Cycle
1. Register specifications
2. Register specifications
BARA = H'00000404, BAMRA = H'00000000, BBRA = H'0054, BARB = H'00008010,
BAMRB = H'00000006, BBRB = H'0054, BDRB = H'00000000, BDMRB = H'00000000,
BRCR = H'00300400
Specified conditions: Channel A/channel B independent mode
•
•
A user break occurs after an instruction of address H'00000404 is executed or before
instructions of adresses H'00008010 to H'00008016 are executed.
BARA = H'00037226, BAMRA = H'00000000, BBRA = H'0056, BARB = H'0003722E,
BAMRB = H'00000000, BBRB = H'0056, BDRB = H'00000000, BDMRB = H'00000000,
BRCR = H'00000008, BASRA = H'80, BASRB = H'70
Specified conditions: Channel A/channel B sequence mode
•
•
An instruction with ASID = H'80 and address H'00037226 is executed, and a user break occurs
before an instruction with ASID = H'70 and address H'0003722E is executed.
Channel A
Address:
Bus cycle: CPU/instruction fetch (after instruction execution)/read (operand size is not
No ASID check is included
Channel B
Address:
Data:
Bus cycle: CPU/instruction fetch (before instruction execution)/read (operand size is not
No ASID check is included
Channel A
Address:
Bus cycle: CPU/instruction fetch (before instruction execution)/read/word
Channel B
Address:
Data:
Bus cycle: CPU/instruction fetch (before instruction execution)/read/word
Usage Examples
H'00000404, Address mask: H'00000000
included in the condition)
H'00008010, Address mask: H'00000006
H'00000000, Data mask: H'00000000
included in the condition)
H'00037226, Address mask: H'00000000, ASID = H'80
H'0003722E, Address mask: H'00000000, ASID = H'70
H'00000000, Data mask: H'00000000
Rev. 4.00, 03/04, page 153 of 660