HD6417706 RENESAS [Renesas Technology Corp], HD6417706 Datasheet - Page 385

no-image

HD6417706

Manufacturer Part Number
HD6417706
Description
Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706
Manufacturer:
TDK
Quantity:
500
Part Number:
HD6417706
Manufacturer:
TOSH
Quantity:
1 000
Part Number:
HD6417706-SH3-133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133V
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6417706F120DV
Manufacturer:
HITACHI
Quantity:
96
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/PBF
Quantity:
375
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
13.3.16 RTC Control Register 2 (RCR2)
The RTC control register 2 (RCR2) is an 8-bit read/write register for periodic interrupt control, 30-
second adjustment ADJ, divider circuit RESET, and RTC count start/stop control. It is initialized
to H'09 by a power-on reset. It is initialized except for RTCEN and START by a manual reset. It is
not initialized in standby mode, and retains its contents.
Bit
2, 1
0
Bit
7
Bit Name
AF
Bit Name
PEF
Initial Value R/W Description
All 0
0
Initial Value R/W Description
0
R
R/W Alarm Flag
R/W Periodic Interrupt Flag
Reserved
These bits are always read as 0. The write value should
always be 0.
The AF flag is set to 1 when the alarm time set in an
alarm register (only registers with ENB bit set to 1)
matches the clock and calendar time. This flag is
cleared to 0 when 0 is written, but holds the previous
value when 1 is to be written.
0: Clock/calendar and alarm register have not matched
1: [Setting condition]
Indicates interrupt generation with the period
designated by the PES bits. When set to 1, PEF
generates periodic interrupts.
0: Interrupts not generated with the period designated
1: Interrupts generated with the period designated by
since last reset to 0.
[Clearing condition]
When 0 is written to AF
Clock/calendar and alarm register have matched
(only registers that ENB bit is 1)
by the PES bits.
[Clearing condition]
When 0 is written to PEF
the PES bits.
[Setting condition]
When 1 is written to PEF
Rev. 4.00, 03/04, page 339 of 660

Related parts for HD6417706