HD6417706 RENESAS [Renesas Technology Corp], HD6417706 Datasheet - Page 336

no-image

HD6417706

Manufacturer Part Number
HD6417706
Description
Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706
Manufacturer:
TDK
Quantity:
500
Part Number:
HD6417706
Manufacturer:
TOSH
Quantity:
1 000
Part Number:
HD6417706-SH3-133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133V
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6417706F120DV
Manufacturer:
HITACHI
Quantity:
96
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/PBF
Quantity:
375
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
9.7
1. CHCR_0 to CHCR_3 can be accessed in any data size. The DMA operation register
2. Before rewriting the RS0 to RS3 bits of CHCR_0 to CHCR_3, first clear the DE bit to 0 (when
3. Even when the NMI interrupt is input when the DMAC is not operating, the NMIF bit of the
4. When entering the standby mode, the DME bit in DMAOR must be cleared to 0 and the
5. The on-chip peripherals which DMAC can access are SCIF, A/D converter, D/A converter, and
6. When starting up the DMAC, set CHCR_0 to CHCR_3 or DMAOR last. Specifying other
7. Even if the maximum number of transfers is performed in the same channel after the
8. When using the address reload function, specify the burst mode as a transfer mode. In the
9. When using the address reload function, set the value multiple of four in DMATCR_0 to
10. When detecting an external request at the falling edge, keep the external request pin high when
11. Do not access the space ranging from H'4000062 to H'400006F, which is not used in the
12. The WAIT signal is ignored in the following cases:
Rev. 4.00, 03/04, page 290 of 660
(DMAOR) must be accessed in byte (eight bits) or word (16 bits); other registers must be
accessed in word (16 bits) or longword (32 bits).
rewriting CHCR, be sure to clear the DE bit to 0 in advance).
DMAOR will be set.
transfers accepted by the DMAC must end.
I/O ports. Do not access the other peripherals by DMAC.
registers last does not guarantee normal operation.
DMATCR_0 to DMATCR_3 count reaches 0 and the DMA transfer ends normally, write 0 to
DMATCR_0 to DMATCR_3. Otherwise, normal DMA transfer may not be performed.
cycle-steal mode, normal DMA transfer may not be performed.
DMATCR_3. Specifying other values does not guarantee normal operation.
setting the DMAC.
DMAC. Accessing that space may cause malfunctions.
A. In 16-byte DMA transfer or dual addressing mode, or when writing data to the external
B. In 16-byte DMA transfer or single addressing mode, or when transferring data from an
address area
external device with DACK to the external address area
Cautions

Related parts for HD6417706