HD6417706 RENESAS [Renesas Technology Corp], HD6417706 Datasheet - Page 343

no-image

HD6417706

Manufacturer Part Number
HD6417706
Description
Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706
Manufacturer:
TDK
Quantity:
500
Part Number:
HD6417706
Manufacturer:
TOSH
Quantity:
1 000
Part Number:
HD6417706-SH3-133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133V
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6417706F120DV
Manufacturer:
HITACHI
Quantity:
96
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/PBF
Quantity:
375
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
Note: * Taking input clock as 1
Cautions:
1. The input to divider 1 is the output of the PLL circuit 1:
2. The input of divider 2 is the output of the PLL circuit 1.
3. The frequency of the internal clock (I ):
4. The frequency of the peripheral clock (P ):
5. The output frequency of PLL circuit 1 is the product of the CKIO frequency and the
Clock
Mode FRQCR
7
multiplication ratio of PLL circuit 1.
and
control register. The on/off state of PLL circuit 2 and the multiplication ratio are determined by
the mode.
1,
H'0100
H'0101
H'0102
H'0111
H'0112
H'0115
H'0116
H'0122
H'0126
H'012A
H'A100
H'A101
H'E100
H'E101
1/4 can be selected as the division ratios of dividers 1 and 2. Set the rate in the frequency
Max. frequency: I = 133.34 MHz, B (CKIO) = 66.67 MHz, P = 33.34 MHz
2,
When PLL circuit 1 is on.
The frequency of the internal clock (I ) is the product of the frequency of the CKIO
pin, the frequency multiplication ratio of PLL circuit 1, and the division ratio of divider
1 when PLL circuit 1 is on.
Do not set the internal clock frequency lower than the CKIO pin frequency.
The frequency of the peripheral clock (P ) is the product of the frequency of the CKIO
pin, the frequency multiplication ratio of PLL circuit 1, and the division ratio of divider 2.
The peripheral clock frequency should not be set higher than the frequency of the CKIO
pin, higher than 33 MHz, or lower than 1/8 the internal clock (I ).
3, or
PLL1
ON ( 1)
ON ( 1)
ON ( 1)
ON ( 2)
ON ( 2)
ON ( 2)
ON ( 2)
ON ( 4)
ON ( 4)
ON ( 4)
ON ( 3)
ON ( 3)
ON ( 3)
ON ( 3)
4 can be used as the multiplication ratio of PLL circuit 1.
PLL2
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
1:1:1
1:1:1/2
1:1:1/4
2:1:1
2:1:1/2
1:1:1
1:1:1/2
4:1:1
2:1:1
1:1:1
3:1:1
3:1:1/2
1:1:1
1:1:1/2
Clock Rate*
(I:B:P)
Input Frequency Range
25 MHz to 33.34 MHz
25 MHz to 66.67 MHz
25 MHz to 66.67 MHz
25 MHz to 33.34 MHz
25 MHz to 66.67 MHz
25 MHz to 33.34 MHz
25 MHz to 66.67 MHz
25 MHz to 33.34 MHz
25 MHz to 33.34 MHz
25 MHz to 33.34 MHz
25 MHz to 33.34 MHz
25 MHz to 44.44 MHz
25 MHz to 33.34 MHz
25 MHz to 44.44 MHz
Rev. 4.00, 03/04, page 297 of 660
CKIO Frequency
Range
25 MHz to 33.34 MHz
25 MHz to 66.67 MHz
25 MHz to 66.67 MHz
25 MHz to 33.34 MHz
25 MHz to 66.67 MHz
25 MHz to 33.34 MHz
25 MHz to 66.67 MHz
25 MHz to 33.34 MHz
25 MHz to 33.34 MHz
25 MHz to 33.34 MHz
25 MHz to 33.34 MHz
25 MHz to 44.44 MHz
25 MHz to 33.34 MHz
25 MHz to 44.44 MHz
1,
1/2,
3,

Related parts for HD6417706