HD6417706 RENESAS [Renesas Technology Corp], HD6417706 Datasheet - Page 223

no-image

HD6417706

Manufacturer Part Number
HD6417706
Description
Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706
Manufacturer:
TDK
Quantity:
500
Part Number:
HD6417706
Manufacturer:
TOSH
Quantity:
1 000
Part Number:
HD6417706-SH3-133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133V
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6417706F120DV
Manufacturer:
HITACHI
Quantity:
96
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/PBF
Quantity:
375
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
8.4.4
Wait state control register 2 (WCR2) is a 16-bit read/write register that specifies the number of
wait state cycles inserted for each area. It also specifies the pitch of data access for burst memory
accesses. This allows direct connection of even low-speed memories without an external circuit.
Bit
15
14
13
12
11
10
9
8
7
6
5
Bit Name
A6W2
A6W1
A6W0
A5W2
A5W1
A5W0
A4W2
A4W1
A4W0
A3W1
A3W0
Wait State Control Register 2 (WCR2)
Initial Value R/W
1
1
1
1
1
1
1
1
1
1
1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
Area 6 Wait Control
Specify the number of wait states inserted into
physical space area 6. Also specify the burst pitch for
burst transfer.
Refer to table 8.6 for details.
Area 5 Wait Control
Specify the number of wait states inserted into
physical space area 5. Also specify the burst pitch for
burst transfer.
Refer to table 8.7 for details.
Area 4 Wait Control
Specify the number of wait states inserted into
physical space area 4.
Refer to table 8.8 for details.
Area 3 Wait Control
Specify the number of wait states inserted into
physical space area 3.
00:
01:
10:
11:
00:
01:
10:
11:
For Ordinary memory
For Synchronus DRAM
Synchronus DRAM :CAS Latency
Inserted Wait States
0
1
2
3
1
1
2
3
Rev. 4.00, 03/04, page 177 of 660
WAIT Pin
Ignored
Enable
Enable
Enable

Related parts for HD6417706