FM93C86 Fairchild Semiconductor, FM93C86 Datasheet - Page 5

• Manufacturer Part Number: FM93C86
• Description: 16K-Bit Serial CMOS EEPROM (MICROWIRE Synchronous Bus)
• Manufacturer: Fairchild Semiconductor

FM93C86A Rev. C.1
This is an active high input pin to FM93C86A EEPROM (the device)
and is generated by a master that is controlling the device. A high
level on this pin selects the device and a low level deselects the
device. All serial communications with the device is enabled only
when this pin is held high. However this pin cannot be permanently
tied high, as a rising edge on this signal is required to reset the
internal state-machine to accept a new cycle. All activity on the SK,
DI and DO pins are ignored while CS is held low.
This is an input pin to the device and is generated by the master that
is controlling the device. This is a clock signal that synchronizes the
communication between a master and the device. All input informa-
tion (DI) to the device is latched on the rising edge of this clock input,
while output data (DO) from the device is driven from the rising edge
of this clock input. This pin is gated by CS signal.
This is an input pin to the device and is generated by the master
that is controlling the device. The master transfers Input informa-
tion (Start bit, Opcode bits, Array addresses and Data) serially via
this pin into the device. This Input information is latched on the
rising edge of the SCK. This pin is gated by CS signal.
This is an output pin from the device and is used to transfer Output
data via this pin to the controlling master. Output data is serially
shifted out on this pin from the rising edge of the SCK. This pin is
active only when the device is selected.
This is an input pin to the device and is used to select the format
of data (16-bit or 8-bit). If this pin is tied high, 16-bit format is
selected, while if it is tied low, 8-bit format is selected. Depending
on the format selected, FM93C86A requires 10-bit address field
(for 16-bit data format) or 11-bit address field (for 8-bit data
format). Refer Table 1 and Table 2 for more details. This pin is
Instruction
WRALL
ERASE
WRITE
READ
ERAL
WEN
WDS
Start Bit
1
1
1
1
1
1
1
Opcode Field
10
00
01
00
00
11
00
A9
A9
A9
1
0
0
1
A8
A8
A8
1
1
0
0
internally pulled-up to V
would default to 16-bit data format.
A typical communication on the Microwire bus is made through the
CS, SK, DI and DO signals. To facilitate various operations on the
Memory array, a set of 7 instructions are implemented on
FM93C86A. The format of each instruction is listed under Table 1
(for 16-bit format) and Table 2 (for 8-bit format).
Each of the above 7 instructions is explained under individual
instruction descriptions.
This is a 1-bit field and is the first bit that is clocked into the device
when a Microwire cycle starts. This bit has to be “1” for a valid cycle
to begin. Any number of preceding “0” can be clocked into the
device before clocking a “1”.
This is a 2-bit field and should immediately follow the start bit.
These two bits (along with 2 MSB of address field) select a
particular instruction to be executed.
Depending on the selected organization, this is a 10-bit or 11-bit
field and should immediately follow the Opcode bits. In FM93C86A,
all 10 bits (or 11 bits) are used for address decoding during READ,
WRITE and ERASE instructions. During all other instructions, the
MSB 2 bits are used to decode instruction (along with Opcode bits).
Depending on the selected organization, this is a 16-bit or 8-bit
field and should immediately follow the Address bits. Only the
WRITE and WRALL instructions require this field. MSB bit (D15 or
D7) is clocked first and LSB bit (D0) is clocked last (both during
writes as well as reads).
A7
A7
A7
X
X
X
X
A6
A6
A6
X
X
X
X
Address Field
A5
A5
A5
X
X
X
X
A4
A4
A4
X
X
X
X
CC
A3
A3
A3
X
X
X
X
. Hence leaving this pin unconnected
A2
A2
A2
X
X
X
X
A1
A1
A1
X
X
X
X
A0
A0
A0
X
X
X
X
www.fairchildsemi.com
Data Field
D15-D0
D15-D0