LFE3-150EA-6LFN672C Lattice, LFE3-150EA-6LFN672C Datasheet - Page 21

• Manufacturer Part Number: LFE3-150EA-6LFN672C
• Description: FPGA - Field Programmable Gate Array 149K LUTs 380 I/O 1.2V -6 SPEED
• Manufacturer: Lattice

Specifications of LFE3-150EA-6LFN672C

• Rohs: yes
• Factory Pack Quantity: 40

Figure 2-20. Sources of Edge Clock (Left and Right Edges)
Figure 2-21. Sources of Edge Clock (Top Edge)
The edge clocks have low injection delay and low skew. They are used to clock the I/O registers and thus are ideal
for creating I/O interfaces with a single clock signal and a wide data bus. They are also used for DDR Memory or
Generic DDR interfaces.
from DLL Slave Delay
from DLL Slave Delay
Top Right PLL_CLKOS
Top Right PLL_CLKOP
Top Left PLL_CLKOS
DLL Output CLKOP
PLL Output CLKOS
PLL Output CLKOP
DLL Output CLKOS
PLL Output CLKOP
PLL Output CLKOS
Top left PLL_CLKOP
Right DLL_CLKOS
Right DLL_CLKOP
Left DLL_CLKOP
Left DLL_CLKOS
(Right DLL_DEL)
PLL Input Pad
PLL Input Pad
(Left DLL_DEL)
CLKINDEL
CLKINDEL
Input Pad
Input Pad
CLKINDEL
CLKINDEL
Input Pad
Input Pad
Routing
Routing
Routing
Routing
2-18
7:1
7:1
7:1
7:1
Left and Right
Left and Right
Edge Clocks
Edge Clocks
ECLK1
ECLK2
ECLK1
ECLK2
LatticeECP3 Family Data Sheet
Architecture