C8051F020-TB Silicon Laboratories Inc, C8051F020-TB Datasheet - Page 184

BOARD PROTOTYPING W/C8051F020

C8051F020-TB

Manufacturer Part Number
C8051F020-TB
Description
BOARD PROTOTYPING W/C8051F020
Manufacturer
Silicon Laboratories Inc
Type
MCUr
Datasheets

Specifications of C8051F020-TB

Contents
Board
Processor To Be Evaluated
C8051F02x
Interface Type
USB
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With/related Products
C8051F020
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
C8051F020/1/2/3
Figure 18.2 shows a typical SMBus configuration. The SMBus0 interface will work at any voltage between 3.0 V and
5.0 V and different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock)
and SDA (serial data) lines must be connected to a positive power supply voltage through a pull-up resistor or similar
circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and
SDA lines, so that both are pulled high when the bus is free. The maximum number of devices on the bus is limited
only by the requirement that the rise and fall times on the bus will not exceed 300 ns and 1000 ns, respectively.
18.1. Supporting Documents
It is assumed the reader is familiar with or has access to the following supporting documents:
184
1.
2.
3.
VDD = 5V
The I
The I
System Management Bus Specification -- Version 1.1, SBS Implementers Forum.
2
2
C-bus and how to use it (including specifications), Philips Semiconductor.
C-Bus Specification -- Version 2.0, Philips Semiconductor.
Figure 18.2. Typical SMBus Configuration
VDD = 3V
Master
Device
Rev. 1.4
VDD = 5V
Device 1
Slave
VDD = 3V
Device 2
Slave
SDA
SCL

Related parts for C8051F020-TB