C8051F020-TB Silicon Laboratories Inc, C8051F020-TB Datasheet - Page 230

BOARD PROTOTYPING W/C8051F020

C8051F020-TB

Manufacturer Part Number
C8051F020-TB
Description
BOARD PROTOTYPING W/C8051F020
Manufacturer
Silicon Laboratories Inc
Type
MCUr
Datasheets

Specifications of C8051F020-TB

Contents
Board
Processor To Be Evaluated
C8051F02x
Interface Type
USB
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With/related Products
C8051F020
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
C8051F020/1/2/3
22.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)
Timer 0 and Timer 1 behave differently in Mode 3. Timer 0 is configured as two separate 8-bit counter/timers held in
TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD:
TR0, C/T0, GATE0 and TF0. It can use either the system clock or an external input signal as its timebase. The timer
in the TH0 register is restricted to a timer function sourced by the system clock. TH0 is enabled using the Timer 1 run
control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.
Timer 1 is inactive in Mode 3, so with Timer 0 in Mode 3, Timer 1 can be turned off and on by switching it into and
out of its Mode 3. When Timer 0 is in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by
external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to gener-
ate the baud clock for UART0 and/or UART1. Refer to
“21. UART1” on page 215
230
SYSCLK
/INT0
T0
Crossbar
Figure 22.4. T0 Mode 3 (Two 8-bit Timers) Block Diagram
GATE0
12
for information on configuring Timer 1 for baud rate generation.
0
1
M
T
4
TR0
CKCON
M
T
2
0
1
M
T
1
M
T
0
Rev. 1.4
TR1
G
A
T
E
1
C
T
1
/
M
T
1
1
TMOD
M
T
1
0
G
A
T
E
0
Section “20. UART0” on page 205
C
T
0
/
M
T
0
1
M
T
0
0
(8 bits)
(8 bits)
TH0
TL0
TR1
TR0
TF1
TF0
IE1
IT1
IE0
IT0
and
Interrupt
Interrupt
Section

Related parts for C8051F020-TB