AT91RM9200-QU-002 Atmel, AT91RM9200-QU-002 Datasheet - Page 294

IC ARM9 MCU 208 PQFP

AT91RM9200-QU-002

Manufacturer Part Number
AT91RM9200-QU-002
Description
IC ARM9 MCU 208 PQFP
Manufacturer
Atmel
Series
AT91SAMr

Specifications of AT91RM9200-QU-002

Core Processor
ARM9
Core Size
16/32-Bit
Speed
180MHz
Connectivity
EBI/EMI, Ethernet, I²C, MMC, SPI, SSC, UART/USART, USB
Peripherals
POR
Number Of I /o
122
Program Memory Size
128KB (128K x 8)
Program Memory Type
ROM
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Processor Series
AT91Rx
Core
ARM7TDMI
Data Bus Width
32 bit
Data Ram Size
16 KB
Interface Type
2-Wire, EBI, I2S, SPI, UART, USART
Maximum Clock Frequency
180 MHz
Number Of Programmable I/os
122
Number Of Timers
10 bit
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
JTRACE-ARM-2M, MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
AT91SAM-ICE, AT91-ISP, AT91RM9200-EK
Minimum Operating Temperature
- 40 C
Eeprom Memory
0 Bytes
Input Output
122
Interface
EBI/EMI, UART/USART
Ios
122
Memory Type
ROM
Number Of Bits
32
Package Type
208-pin PQFP
Programmable Memory
128K Bytes
Timers
3-16-bit
Voltage, Range
1.65-1.95 V
Cpu Family
91R
Device Core
ARM920T
Device Core Size
32b
Frequency (max)
180MHz
Total Internal Ram Size
16KB
# I/os (max)
122
Number Of Timers - General Purpose
6
Operating Supply Voltage (typ)
1.8/3.3V
Operating Supply Voltage (max)
1.95/3.6V
Operating Supply Voltage (min)
1.65/3V
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
208
For Use With
AT91SAM-ICE - EMULATOR FOR AT91 ARM7/ARM9
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91RM9200-QU-002
Manufacturer:
COSMO
Quantity:
12 000
Part Number:
AT91RM9200-QU-002
Manufacturer:
Atmel
Quantity:
1 680
Part Number:
AT91RM9200-QU-002
Manufacturer:
ATMEL
Quantity:
2 350
Part Number:
AT91RM9200-QU-002
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91RM9200-QU-002
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT91RM9200-QU-002
Quantity:
2 200
Part Number:
AT91RM9200-QU-002-CQ
Manufacturer:
Atmel
Quantity:
3
24.3
24.4
24.4.1
24.4.2
24.5
24.5.1
24.5.2
294
Application Block Diagram
Product Dependencies
Functional Description
AT91RM9200
Power Management
Interrupt Sources
System Timer Clock
Period Interval Timer (PIT)
Figure 24-2. Application Block Diagram
The System Timer is continuously clocked at 32768 Hz. The power management controller has
no effect on the system timer behavior.
The System Timer interrupt is generally connected to the source 1 of the Advanced Interrupt
Controller. This interrupt line is the result of the OR-wiring of the system peripheral interrupt lines
(System Timer, Real Time Clock, Power Management Controller, Memory Controller). When a
system interrupt happens, the service routine must first determine the cause of the interrupt.
This is accomplished by reading successively the status registers of the above mentioned sys-
tem peripherals.
The System Timer uses only the SLCK clock so that it is capable to provide periodic, watchdog,
second change or alarm interrupt even if the Power Management Controller is programmed to
put the product in Slow Clock Mode. If the product has the capability to back up the Slow Clock
oscillator and the System Timer, the System Timer can continue to operate.
The Period Interval Timer can be used to provide periodic interrupts for use by operating sys-
tems. The reset value of the PIT is 0 corresponding to the maximum value. It is built around a
16-bit down counter, which is preloaded by a value programmed in ST_PIMR (Period Interval
Mode Register). When the PIT counter reaches 0, the bit PITS is set in ST_SR (Status Regis-
ter), and an interrupt is generated if it is enabled.
The counter is then automatically reloaded and restarted. Writing to the ST_PIMR at any time
immediately reloads and restarts the down counter with the new programmed value.
Warning: If ST_PIMR is programmed with a period less or equal to the current MCK period, the
update of the PITS status bit and its associated interrupt generation are unpredictable.
OS or RTOS
Scheduler
PIT
Date, Time
and Alarm
Manager
RTT
System Survey
Manager
WDT
1768I–ATARM–09-Jul-09

Related parts for AT91RM9200-QU-002