AT91RM9200-QU-002 Atmel, AT91RM9200-QU-002 Datasheet - Page 681
AT91RM9200-QU-002
Manufacturer Part Number
AT91RM9200-QU-002
Description
IC ARM9 MCU 208 PQFP
Manufacturer
Atmel
Series
AT91SAMr
Datasheets
1.AT91RM9200-EK.pdf
(41 pages)
2.AT91RM9200-QU-002.pdf
(701 pages)
3.AT91RM9200-QU-002.pdf
(38 pages)
Specifications of AT91RM9200-QU-002
Core Processor
ARM9
Core Size
16/32-Bit
Speed
180MHz
Connectivity
EBI/EMI, Ethernet, I²C, MMC, SPI, SSC, UART/USART, USB
Peripherals
POR
Number Of I /o
122
Program Memory Size
128KB (128K x 8)
Program Memory Type
ROM
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
208-MQFP, 208-PQFP
Processor Series
AT91Rx
Core
ARM7TDMI
Data Bus Width
32 bit
Data Ram Size
16 KB
Interface Type
2-Wire, EBI, I2S, SPI, UART, USART
Maximum Clock Frequency
180 MHz
Number Of Programmable I/os
122
Number Of Timers
10 bit
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
JTRACE-ARM-2M, MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
AT91SAM-ICE, AT91-ISP, AT91RM9200-EK
Minimum Operating Temperature
- 40 C
Eeprom Memory
0 Bytes
Input Output
122
Interface
EBI/EMI, UART/USART
Ios
122
Memory Type
ROM
Number Of Bits
32
Package Type
208-pin PQFP
Programmable Memory
128K Bytes
Timers
3-16-bit
Voltage, Range
1.65-1.95 V
Cpu Family
91R
Device Core
ARM920T
Device Core Size
32b
Frequency (max)
180MHz
Total Internal Ram Size
16KB
# I/os (max)
122
Number Of Timers - General Purpose
6
Operating Supply Voltage (typ)
1.8/3.3V
Operating Supply Voltage (max)
1.95/3.6V
Operating Supply Voltage (min)
1.65/3V
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
208
For Use With
AT91SAM-ICE - EMULATOR FOR AT91 ARM7/ARM9
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT91RM9200-QU-002
Manufacturer:
COSMO
Quantity:
12 000
Company:
Part Number:
AT91RM9200-QU-002
Manufacturer:
Atmel
Quantity:
1 680
Company:
Part Number:
AT91RM9200-QU-002
Manufacturer:
ATMEL
Quantity:
2 350
Part Number:
AT91RM9200-QU-002
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT91RM9200-QU-002-CQ
Manufacturer:
Atmel
Quantity:
3
- Current page: 681 of 701
- Download datasheet (10Mb)
41.12.10 Spurious counter overflow in Up/Down Mode
41.13 TWI
41.13.1
41.13.2
41.13.3
41.13.4
41.13.5
1768I–ATARM–09-Jul-09
Disabling Does not Operate Correctly
NACK Status Bit Lost
Possible Receive Holding Register Corruption
Clock Divider
Software reset
None.
When the field WAVESEL in TC_CMR is at value 0x1 or 0x3 and when the counter reaches the
value 0xFFFF, it inverts its sense and decrements to 0xFFFE. At the same time, the OVF bit in
TC_SR is set.
Problem Fix/Workaround
None.
Any transfer in progress is immediately frozen if the Control Register (TWI_CR) is written with
the bit MSDIS at 1. Furthermore, the status bits TXCOMP and TXRDY in the Status Register
(TWI_SR) are not reset.
Problem Fix/Workaround
The user must wait for the end of transfer before disabling the TWI. In addition, the interrupts
must be disabled before disabling the TWI.
During a master frame, if TWI_SR is read between the Non Acknowledge condition detection
and the TXCOMP bit rising in the TWI_SR, the NACK bit is not set.
Problem Fix/Workaround
The user must wait for the TXCOMP status bit by interrupt and must not read the TWI_SR as
long as transmission is not completed.
Note:
When loading the TWI_RHR, the transfer direction is ignored. The last data byte received in the
TWI_RHR is corrupted at the end of the first subsequent transmit data byte. Neither RXRDY nor
OVERRUN status bits are set if this occurs.
Problem Fix/Workaround
The user must be sure that received data is read before transmitting any new data.
The value of CLDIV x 2
must be less than or equal to 8191.
Problem Fix/Workaround
None.
When a software reset is performed during a frame and when TWCK is low, it is impossible to
initiate a new transfer in READ or WRITE mode.
TXCOMP and NACK fields are set simultaneously and the NACK field is reset after the read of the
TWI_SR.
CKDIV
must be less than or equal to 8191; the value of CHDIV x 2
AT91RM9200
CKDIV
681
Related parts for AT91RM9200-QU-002
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
IC ARM MCU 16BIT 128K 256BGA
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC ARM9 MCU 208 PQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
DEVEL KIT
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT AT91RM9200
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC ARM9 MCU 256 BGA
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC ARM MCU 16BIT 128K 208PQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
AT91RM9200 Development Kit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
DEV KIT FOR AVR/AVR32
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet: