M30833FJGP#U3 Renesas Electronics America, M30833FJGP#U3 Datasheet - Page 146

IC M32C/83 MCU FLASH 100LQFP

M30833FJGP#U3

Manufacturer Part Number
M30833FJGP#U3
Description
IC M32C/83 MCU FLASH 100LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30833FJGP#U3

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
85
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
31K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 26x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LQFP
Package
100LQFP
Family Name
R8C
Maximum Speed
32 MHz
Operating Supply Voltage
5 V
Data Bus Width
16 Bit
Number Of Programmable I/os
87
Interface Type
UART
On-chip Adc
26-chx10-bit
On-chip Dac
2-chx8-bit
Number Of Timers
11
For Use With
R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30833FJGP#U3M30833FJGP D5
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
M30833FJGP#U3
Manufacturer:
NXP
Quantity:
1 003
Company:
Part Number:
M30833FJGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30833FJGP#U3M30833FJGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R
R
M
e
E
12.1 Transfer Cycles
3
. v
J
2
0
Transfer cycle contains a bus cycle to read data from a memory or the SFR area (source read) and a bus
cycle to write data to a memory space or the SFR area (destination write). The number of read and write
bus cycles depends on source and destination addresses. In memory expansion mode and microprocessor
mode, the number of read and write bus cycles also depends on the DS register. Software wait state
insertion and the RDY signal make a bus cycle longer.
12.1.1 Effect of Source and Destination Addresses
12.1.2 Effect of the DS Register
12.1.3 Effect of Software Wait State
12.1.4 Effect of RDY Signal
1
C
9
3 .
B
8 /
When a 16-bit data is transferred with a 16-bit data bus, and the source address starts with an odd
address, source read cycle has one more bus cycle compared to a source address starting with an even
address.
When a 16-bit data is transferred with a 16-bit data bus and the destination address starts with an odd
address, destination write cycle has one more bus cycle compared to a destination address starting with
an even address.
In an external space in memory expansion or microprocessor mode, transfer cycle varies depending on
the data bus used at the source and destination addresses. See Figure 7.1 for details about the DS
register.
(1) When an 8-bit data bus (the DSi bit in the DS register is set to "0" (i=0 to 3)), accessing both source
(2) When an 8-bit data bus (the DSi bit in the DS register is set to "0" (i=0 to 3)), accessing source
(3) When a 16-bit data bus, accessing source address, and an 8-bit data bus, accessing destination
When the SFR area or memory space with software wait states is accessed, the number of cycles is
incremented by software wait states.
Figure 12.6 shows an example of a transfer cycle for the source-read bus cycle. In Figure 12.6, the
number of source-read bus cycles is illustrated under different conditions, provided that the destination
address is an address of an external space with the destination write bus cycle as two BCLK cycles (=one
bus cycle). In effect, the destination-write bus cycle is also affected by each condition and the transfer
cycles change accordingly. To calculate a transfer cycle, apply respective conditions to both destination-
write bus cycle and source-read bus cycle. As shown in example (2) of Figure 12.6, when an 8-bit data
bus, accessing both source and destination addresses, is used to transfer a 16-bit data, two bus cycles
each are required for the source-read bus cycle and destination-write bus cycle.
,
In memory expansion or microprocessor mode, the RDY signal affects a bus cycle of source address or
destination address is allocated address in an external space. Refer to 7.2.6 RDY Signal for details.
0
1
3
0
3
J
G
address and destination address, is used to transfer a 16-bit data, 8-bit data is transferred twice.
Therefore, two bus cycles are required to read the data and another two bus cycles to write the data.
address, and a 16-bit data bus, accessing destination address, are used to transfer a 16-bit data, 8-
bit data is read twice but is written once as 16-bit data. Therefore, two bus cycles are required for
reading and one bus cycle is for writing.
address, are used to transfer a 16-bit data, 16-bit data is read once and 8-bit data is written twice.
Therefore, one bus cycle is required for reading and two bus cycles is for writing.
4
a
0 -
n
o r
3 .
1
u
, 1
3
p
1
2
(
M
0
0
3
6
2
________
C
8 /
Page 121
________
, 3
M
3
2
C
f o
8 /
4
3
8
) T
8
________
_______
12. DMAC

Related parts for M30833FJGP#U3