ST72F344K4T6 STMicroelectronics, ST72F344K4T6 Datasheet - Page 234

• Manufacturer Part Number: ST72F344K4T6
• Description: MCU 8BIT 16KB FLASH MEM 32-LQFP
• Manufacturer: STMicroelectronics
• Series: ST7r

Specifications of ST72F344K4T6

• Core Processor: ST7
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: I²C, LIN, SCI, SPI
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 24
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 256 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-LQFP
• Processor Series: ST72F3x
• Core: ST7
• Data Bus Width: 8 bit
• Data Ram Size: 1 KB
• Interface Type: I2C, SCI, SPI
• Maximum Clock Frequency: 8 MHz
• Number Of Programmable I/os: 34
• Number Of Timers: 2
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: ST72F34X-SK/RAIS, ST7MDT40-EMU3, STX-RLINK
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 8 Channel
• For Use With: 497-5046 - KIT TOOL FOR ST7/UPSD/STR7 MCU
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 497-5611

Device configuration and ordering information
Note:
15.1.3
Note:
234/247
Table 121. Selection of the resonator oscillator range
OPT3 = OSC RC Oscillator selection
OPT2 = DIV2EN PLL Divide by 2 enable
DIV2EN must be kept disabled when PLLx4 is enabled.
OPT1 = PLLx4x8 PLL Factor selection
OPT0 = PLLOFF PLL disable
These option bits must be configured as described in
range and the expected CPU frequency
Table 122. List of valid option combinations
1. For a target ratio of x4 between 3.3V - 3.65V, this is the recommended configuration.
Option byte 2
OPT7:0 = Reserved. Must be kept at 1.
Typical frequency range
with Resonator
Reserved
External clock
x4
x4
x8
Target ratio
(1)
0: RC oscillator on
1: RC oscillator off
0: PLL division by 2 enabled
1: PLL division by 2 disabled
0: PLLx4
1: PLLx8
0: PLL enabled
1: PLL disabled (by-passed)
2.7 V - 3.65 V
3.3 V - 5.5 V
LP
MP
MS
HS
V
DD
Doc ID 12321 Rev 5
8~16 MHz
1~2 MHz
2~4 MHz
4~8 MHz
x
0
1
DIV2 EN
Table 122
2
0
0
0
0
1
1
1
1
0
0
0
Option bits
PLL OFF
depending on the voltage
OSCRANGE
ST72344xx ST72345xx
1
0
0
1
1
0
0
1
1
0
1
1
PLL x4x8
0
0
1
0
1
0
1
0
1