HD64F3048F16 Renesas Electronics America, HD64F3048F16 Datasheet - Page 447

• Manufacturer Part Number: HD64F3048F16
• Description: IC H8 MCU FLASH 128K 100QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/300Hr

Specifications of HD64F3048F16

• Core Processor: H8/300H
• Core Size: 16-Bit
• Speed: 8MHz
• Connectivity: SCI, SmartCard
• Peripherals: DMA, PWM, WDT
• Number Of I /o: 70
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-QFP
• Package: 100PQFP
• Family Name: H8
• Maximum Speed: 16 MHz
• Operating Supply Voltage: 5 V
• Data Bus Width: 16|32 Bit
• Number Of Programmable I/os: 70
• Interface Type: SCI
• On-chip Adc: 8-chx10-bit
• On-chip Dac: 2-chx8-bit
• Number Of Timers: 5
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

11.2
11.2.1
PADDR is an 8-bit write-only register that selects input or output for each pin in port A.
Port A is multiplexed with pins TP
be set to 1. For further information about PADDR, see section 9.11, Port A.
11.2.2
PADR is an 8-bit readable/writable register that stores TPC output data for groups 0 and 1, when
these TPC output groups are used.
For further information about PADR, see section 9.11, Port A.
Bit
Initial value
Read/Write
Bit
Initial value
Read/Write
Note: * Bits selected for TPC output by NDERA settings become read-only bits.
Register Descriptions
Port A Data Direction Register (PADDR)
Port A Data Register (PADR)
PA DDR
R/(W)
PA
7
W
0
7
0
7
7
*
PA DDR
R/(W)
PA
6
W
0
6
0
6
6
*
7
to TP
PA DDR
R/(W)
PA
5
W
0
5
0
5
0
. Bits corresponding to pins used for TPC output must
5
*
Section 11 Programmable Timing Pattern Controller
Port A data direction 7 to 0
These bits select input or
output for port A pins
Port A data 7 to 0
These bits store output data
for TPC output groups 0 and 1
PA DDR
R/(W)
PA
4
W
0
4
0
4
4
*
PA DDR
Rev. 3.00 Sep 27, 2006 page 419 of 872
R/(W)
PA
3
W
0
3
0
3
3
*
PA DDR
R/(W)
PA
2
W
0
2
0
2
2
*
PA DDR
R/(W)
PA
REJ09B0325-0300
1
W
0
1
0
1
1
*
PA DDR
R/(W)
PA
0
W
0
0
0
0
0
*