HD6417727F160V Renesas Electronics America, HD6417727F160V Datasheet - Page 186

MPU 3V 16K PB-FREE 240-QFP

HD6417727F160V

Manufacturer Part Number
HD6417727F160V
Description
MPU 3V 16K PB-FREE 240-QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417727F160V

Core Processor
SH-3 DSP
Core Size
32-Bit
Speed
160MHz
Connectivity
FIFO, SCI, SIO, SmartCard, USB
Peripherals
DMA, LCD, POR, WDT
Number Of I /o
104
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.7 V ~ 2.05 V
Data Converters
A/D 6x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
240-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417727F160V
Manufacturer:
HITACHI
Quantity:
9
Part Number:
HD6417727F160V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417727F160V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 3 Memory Management Unit (MMU)
3.7
1. Instructions that manipulate the MD or BL bit in register SR (the LDC Rm, SR instruction,
2. The value of the RC bit in MMUCR may be set abnormally if all of the following conditions
Rev.6.00 Mar. 27, 2009 Page 128 of 1036
REJ09B0254-0600
(1) MMU is on (AT is set to 1 in MMUCR).
(2) Identical entries in the TLB address array reference the same VPN using multiple ways.
(3) A TLB related exception occurs.
The VPN is not initialized at power on reset or manual reset. Therefore, identical entries may
access two or more VPNs using the same value. In such cases, certain entries in the TLB
address array may end up as shown below if, for example, they are registered in way 3.
In this case way 0 and way 3 reference the same VPN, thereby satisfying condition (2).
The above conditions can also be satisfied by TLB handling in software. For example, the
situation shown below could occur if, after invalidating way 0 (by setting V from 1 to 0) for an
entry in the TLB address array, the entry is registered to way 3. In this case as well, the same
VPN is assigned for both way 0 and way 3, thereby satisfying condition (2) above.
LDC @Rm+, SR instruction, and RTE instruction) and the following instruction, or the
LDTLB instruction, should be used with the TLB disabled or in a fixed physical address
space (the P1 or P2 space).
are met:
After reset
WAY VPN
0
3
After invalidation of way 0
WAY VPN
0
3
Usage Notes
12345
12345
12345
11111
V
0
0
V
0
0
After registration to way 3
WAY VPN
0
3
WAY VPN
0
3
After registration to way 3
12345
12345
12345
12345
V
0
1
V
0
1

Related parts for HD6417727F160V