HD6417727F160V Renesas Electronics America, HD6417727F160V Datasheet - Page 675

MPU 3V 16K PB-FREE 240-QFP

HD6417727F160V

Manufacturer Part Number
HD6417727F160V
Description
MPU 3V 16K PB-FREE 240-QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417727F160V

Core Processor
SH-3 DSP
Core Size
32-Bit
Speed
160MHz
Connectivity
FIFO, SCI, SIO, SmartCard, USB
Peripherals
DMA, LCD, POR, WDT
Number Of I /o
104
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.7 V ~ 2.05 V
Data Converters
A/D 6x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
240-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417727F160V
Manufacturer:
HITACHI
Quantity:
9
Part Number:
HD6417727F160V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417727F160V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Bit 9—Transmit Enable (TXE): Setting of this bit becomes effective when next frame starts (at
the rising edge of frame synchronize signal)and data are stored in transmit FIFO. After the setting
“1” to this bit becomes effective, SIOF submit the transmit request according to the TFWM bit of
SIFCTR register. When data is sets to transmit FIFO, transmit data is transfer from TXD_SIO.
This bit is initialized at transmit reset.
Bit 9: TXE
0
1
Bit 8—Receive Enable (RXE): Setting of this bit is effective when next frame starts (at the rising
edge of frame synchronizing signal). After the setting “1” to this bit becomes effective, SIOF
begins to receive the data from RXD_SIO. When data is sets to the receive FIFO, SIOF submits
the request to transfer according to RFWM bit of SIFCTR register. This bit is initialized at receive
reset.
Bit 8: RXE
0
1
Bit 1—Transmitting Operation Reset (TXRST): Setting to this bit becomes effective
immediately. After the setting 1 to this bit becomes effective, SIOF change transmit data from
TXD_SIO to 1 and initializes the following registers.
1. SITDR register
2. Transmit FIFO write pointer and read pointer
3. TCRDY, TFEMP, and TDREQ bits of SISTR register
4. TXE bit
SIOF is cleared automatically when this bit completes the reset, so 0 is always read from this bit.
Bit 1: TXRST
0
1
Description
Disable to transmit data from TXD_SIO (outputs 1)
Enable to transmit data from TXD_SIO
Description
Disable to receive data from RXD_SIO
Enable to receive data from RXD_SIO
Description
Transmitting operation is not reset
Transmitting operation is reset
Rev.6.00 Mar. 27, 2009 Page 617 of 1036
Section 20 Serial IO (SIOF)
REJ09B0254-0600
(Initial value)
(Initial value)
(Initial value)

Related parts for HD6417727F160V