ADUC7032BSTZ-8V-RL Analog Devices Inc, ADUC7032BSTZ-8V-RL Datasheet - Page 34
![IC BATTERY SENSOR PREC 48-LQFP](/photos/6/59/65923/505-48-lqfp_sml.jpg)
ADUC7032BSTZ-8V-RL
Manufacturer Part Number
ADUC7032BSTZ-8V-RL
Description
IC BATTERY SENSOR PREC 48-LQFP
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet
1.ADUC7032BSTZ-8V-RL.pdf
(128 pages)
Specifications of ADUC7032BSTZ-8V-RL
Core Processor
ARM7
Core Size
16/32-Bit
Speed
20.48MHz
Connectivity
LIN, SPI, UART/USART
Peripherals
POR, PSM, Temp Sensor, WDT
Number Of I /o
9
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 18 V
Data Converters
A/D 2x16b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Other names
ADUC7032BSTZ-8V-RLCT
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADUC7032BSTZ-8V-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Preliminary Technical Data
FEE0MOD and FEE1MOD Registers :
Name :
Address :
Default Value (both registers) :
Access :
Function :
Bit
15-7
6, 5
4
3
2
1
0
FLASH/EE MEMORY SECURITY
The 94kByte of Flash/EE memory available to the user can be
read and write protected using the FFE0HID and FEE1HID
registers.
In Block0, the FEE0HID MMR protects the 30kBytes. Bits 0-28
of this register protect pages 0-57 from writing. Each bit
protects 2 pages, i.e. 1kBytes. Bits 29-30 protect pages 58 and 59
respectively, i.e. each bit write protects a single page of 512
bytes. The MSB of this register (Bit31) protects Block0 from
been read via JTAG.
The FEE0PRO register mirrors the bit definitions of the
FEE0HID MMR. The FEE0PRO MMR allows user code to lock
the protection or security configuration of the Flash memory so
that the protection configuration is automatically loaded on
subsequent power-on or reset events. This flexibility allows the
user to set and test protection settings temporarily using the
Description (note: x is 0 or 1 to designate Flash/EE Block 0 or 1)
Not Used
These bits are reserved for future functionality and should be written as 0 by user code
Flash/EE Security Lock Bits
These bits must be written as [6,5] = 1,0 to complete the Flash security protect sequence
Flash/EE Controller Command Complete Interrupt Enable
This bit is set to 1 by user code to enable the Flash/EE controller to generate an interrupt upon completion of a Flash/EE
command.
This bit is cleared to disable the generation of a Flash/EE interrupt upon completion of a Flash/EE command.
Flash/EE Erase/Write Enable
Set by user code to enable the Flash/EE erase and write access via FEExCON
Cleared by user code to disable the Flash/EE erase and write access via FEExCON
Reserved and should be written as zero
Flash/EE Controller Abort Enable
This bit is set to 1 by user code to enable the Flash/EE controller abort functionality.
Reserved and should be written as zero
These registers are written by user code to configure the mode of operation of the Flash/EE memory controllers.
FEE0MOD and FEE1MOD
0xFFFF0E04 and 0xFFFF0E84
0x00
Read/Write
Table 13: FEE0MOD and FEE1MOD MMR bit designations
Rev. PrD | Page 34 of 128
FEE0HID MMR and subsequently lock the required protection
configuration (using FEE0PRO) when shipping protection
systems into the field.
In Block1 (64K), the FEE1HID MMR protects the 64kBytes.
Bits 0-29 of this register protect pages 0-119 from writing. Each
bit protects 4 pages, i.e. 2kBytes. Bit30 protect pages 120-127,
i.e. bit 30 write protects eight pages of 512 bytes. The MSB of
this register (Bit31) protects Flash/EE Block1, from been read
via JTAG.
As with Block0, FEE1PRO register mirrors the bit definitions of
the FEE1HID MMR. The FEE1PRO MMR is allows user code
to lock the protection or security configuration of the Flash
memory so that the protection configuration is automatically
loaded on subsequent power-on or reset events.
ADuC7032