ADUC7032BSTZ-8V-RL Analog Devices Inc, ADUC7032BSTZ-8V-RL Datasheet - Page 81
![IC BATTERY SENSOR PREC 48-LQFP](/photos/6/59/65923/505-48-lqfp_sml.jpg)
ADUC7032BSTZ-8V-RL
Manufacturer Part Number
ADUC7032BSTZ-8V-RL
Description
IC BATTERY SENSOR PREC 48-LQFP
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet
1.ADUC7032BSTZ-8V-RL.pdf
(128 pages)
Specifications of ADUC7032BSTZ-8V-RL
Core Processor
ARM7
Core Size
16/32-Bit
Speed
20.48MHz
Connectivity
LIN, SPI, UART/USART
Peripherals
POR, PSM, Temp Sensor, WDT
Number Of I /o
9
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 18 V
Data Converters
A/D 2x16b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Other names
ADUC7032BSTZ-8V-RLCT
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADUC7032BSTZ-8V-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Preliminary Technical Data
Timer1 Capture Register :
Name :
Address :
Default Value :
Access :
Function :
bit value captured by an enabled IRQ event.
Bit
31-24
23
22-20
19
18
17
16-12
11-9
8
7
6
5-4
3-0
Description
Timer 1 8 Bit Post-Scalar
By writing to these 8 bits, a value is loaded into the post-scalar. By reading these 8 bits, the current value of the
counter is loaded.
Timer 1 Enable Post-Scalar:
Set To enable Timer1 Post Scalar. If enabled, an interrupts will be generated after T1CON[31-24] periods as defined
by T1LD.
Cleared To disable Timer1 Post Scalar.
Reserved
This bit is reserved and should be written as 0 by user code.
Post-Scalar Compare Flag.
Set if the number of Timer1 overflows is equal to the number written to the post-scalar
Timer 1 Interrupt Source
Set To select interrupt generation from post-scalar counter
Cleared To select interrupt generation direct from Timer1
Event Select bit:
Set by user to enable time capture of an event
Cleared by user to disable time capture of an event
Event select range, 0 to 31
The events are as described in Table 43.
Clock select:
000
001
010
011
Count up:
Set by user for timer 1 to count up
Cleared by user for timer 1 to count down. ( Default )
Timer1 enable bit:
Set by user to enable timer 1
Cleared by user to disable timer 1. ( Default )
Timer 1 mode:
Set by user to operate in periodic mode
Cleared by user to operate in free-running mode. ( Default )
Format:
00
01
10
11
Pre-Scalar:
0000
0100
1000
1111
Binary ( Default )
Reserved
Hr:Min:Sec:Hundredths – 23 hours to 0 hour
Hr:Min:Sec:Hundredths – 255 hours to 0 hour
T1CAP
0xFFFF0330
0x00
Write Only
This is a 32-bit register which holds the 32-
Core clock ( Default )
Low Power 32.768kHz Oscillator
GPIO8
GPIO5
Source clock / 1 ( Default )
Source clock / 16
Source clock / 256
Source clock / 32768
Table 45 : T1CON MMR Bit Descriptions
Rev. PrD | Page 81 of 128
Timer1 Control Register :
Name :
Address :
Default Value :
Access :
Function :
operation of Timer1
T1CON
0xFFFF0328
0x0000
Read/Write Only
This 32-bit MMR configures the mode of
ADuC7032