ADUC7032BSTZ-8V-RL Analog Devices Inc, ADUC7032BSTZ-8V-RL Datasheet - Page 49
![IC BATTERY SENSOR PREC 48-LQFP](/photos/6/59/65923/505-48-lqfp_sml.jpg)
ADUC7032BSTZ-8V-RL
Manufacturer Part Number
ADUC7032BSTZ-8V-RL
Description
IC BATTERY SENSOR PREC 48-LQFP
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet
1.ADUC7032BSTZ-8V-RL.pdf
(128 pages)
Specifications of ADUC7032BSTZ-8V-RL
Core Processor
ARM7
Core Size
16/32-Bit
Speed
20.48MHz
Connectivity
LIN, SPI, UART/USART
Peripherals
POR, PSM, Temp Sensor, WDT
Number Of I /o
9
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 18 V
Data Converters
A/D 2x16b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Other names
ADUC7032BSTZ-8V-RLCT
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADUC7032BSTZ-8V-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Bit
15
14
13
12
11
10
9
8
7
6
5
Preliminary Technical Data
The ADC is controlled and configured via a number of MMRs that are described in detail in the following pages:
ADC Status Register :
Name :
Address :
Default Value :
Access :
Function :
ADC MMR INTERFACE
Description
ADC Calibration Status
This bit is set automatically in hardware to indicate an ADC calibration cycle has been completed.
This bit is cleared after ADCMDE is written to.
ADC Temperature Conversion Error
This bit is set automatically in hardware to indicate that a temperature conversion over-range or under-range has occurred.
The conversion result will be clamped to negative full-scale (under-range error) or positive full-scale (over-range error) in this
case.
This bit will be cleared when a valid (in-range) temperature conversion result is written to the ADC2DAT register.
ADC Voltage Conversion Error
This bit is set automatically in hardware to indicate that a voltage conversion over-range or under-range has occurred. The
conversion result will be clamped to negative full-scale (under-range error) or positive full-scale (over-range error) in this case.
This bit will be cleared when a valid (in-range) voltage conversion result is written to the ADC1DAT register.
ADC Current Conversion Error
This bit is set automatically in hardware to indicate that an a current conversion over-range or under-range has occurred. The
conversion result will be clamped to negative full-scale (under-range error) or positive full-scale (over-range error) in this case.
This bit will be cleared when a valid (in-range) current conversion result is written to the ADC0DAT register.
Not Used
This bit is reserved for future functionality and should not be monitored by user code
Not Used
This bit is reserved for future functionality and should not be monitored by user code
ADCFIFO Error Flag
This bit is set to 1 automatically to indicate that the FIFO has overflowed. This bit does not cause an interrupt but is latched
high and can only be cleared by disabling the FIFO or reconfiguring the ADC.
This bit will read 0 is the FIFO is disabled or if the FIFO has not overflowed.
ADC FIFO Empty Flag
This bit is set to 1 automatically to indicate the ADC FIFO is empty. It is a flag bit only and cannot generate an interrupt.
This bit reads 0 if the ADC FIFO is disabled.
ADC FIFO Full Flag
This bit is set to 1 automatically to indicate the ADC FIFO is full and any subsequent I and V ADC conversion results will
overflow and corrupt the ADC FIFO.
This bit is cleared by disabling the FIFO or reconfiguring the ADC.
Accumulator Comparator Threshold Exceeded
This bit indicates that the absolute value of the Current Channel Accumulator has exceeded the programmed threshold.
This bit is cleared by disabling the Accumulator Comparator function in ADCCFG[6,5] or by reconfiguring the ADC.
Not Used
This bit is reserved for future functionality and should not be monitored by user code
ADCSTA
0xFFFF0500
0x0000
Read Only
This read only register holds general status information related to the mode of operation or current status of the
ADuC7032ADCs.
Table 22 : ADCSTA MMR Bit Designations
Rev. PrD | Page 49 of 128
ADuC7032