ADUC7032BSTZ-8V-RL Analog Devices Inc, ADUC7032BSTZ-8V-RL Datasheet - Page 7
![IC BATTERY SENSOR PREC 48-LQFP](/photos/6/59/65923/505-48-lqfp_sml.jpg)
ADUC7032BSTZ-8V-RL
Manufacturer Part Number
ADUC7032BSTZ-8V-RL
Description
IC BATTERY SENSOR PREC 48-LQFP
Manufacturer
Analog Devices Inc
Series
MicroConverter® ADuC7xxxr
Datasheet
1.ADUC7032BSTZ-8V-RL.pdf
(128 pages)
Specifications of ADUC7032BSTZ-8V-RL
Core Processor
ARM7
Core Size
16/32-Bit
Speed
20.48MHz
Connectivity
LIN, SPI, UART/USART
Peripherals
POR, PSM, Temp Sensor, WDT
Number Of I /o
9
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Ram Size
6K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 18 V
Data Converters
A/D 2x16b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Other names
ADUC7032BSTZ-8V-RLCT
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADUC7032BSTZ-8V-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Preliminary Technical Data
ADUC7032 DATASHEET FIGURES
Figure 1: ADuC7032 Functional Block Diagram..........................1
Figure 2. SPI Master Mode Timing (PHASE Mode = 1)............15
Figure 3. SPI Master Mode Timing (PHASE Mode = 0)............16
Figure 4. SPI Slave Mode Timing (PHASE Mode = 1)...............17
Figure 5 : SPI Slave Mode Timing (PHASE Mode = 0)..............18
Figure 6 : LIN V1.3 Timing Specification ....................................19
Figure 7 : LIN V2.0 Timing Specification ....................................20
Figure 8 : Package Pin Configuration...........................................22
Figure 9: ADuC7032 Register Organization................................27
Figure 10: Little Endian Format ....................................................28
Figure 11: ADuC7032 Memory Map...........................................28
Figure 12. Flash/EE Memory Data Retention .............................36
Figure 13: ADuC7032 Kernel Flowchart......................................39
Figure 14: Top Level MMR Map ...................................................40
Figure 15: Current ADC, Top Level Overview............................45
Figure 16 : Voltage/ Temperature ADC, Top Level Overview...46
Figure 17 : Example External Temperature Sensor Circuits......47
Figure 18: Internal Ground Switch Configuration .....................47
Figure 19 : Typical Digital Filter Response at FADC=1.0kHz
Figure 20 : ModifiedSinc3 Digital Filter Response at
Figure 21 : Typical Digital Filter Response at FADC=8KHz,
Figure 22 : Typical Digital Filter Response at FADC=8KHz,
Figure 23 Typical Digital Filter Response at FADC=8KHz,
(ADCFLT = 0x0007) ..............................................................62
FADC=1.0kHz (ADCFLT = 0x0087)...................................62
(ADCFLT = 0x0000) ..............................................................62
(ADCFLT = 0x4000) ..............................................................62
(ADCFLT = 0x961F)..............................................................63
Rev. PrD | Page 7 of 128
Figure 24 : Typical Digital Filter Response at FADC=4Hz,
Figure 25 : Typical Digital Filter Response at FADC=1Hz,
Figure 26: Typical Power-On Cycle ..............................................67
Figure 27: ADuC7032 System Clock Generation .......................68
Figure 28 : Example OSC0TRM Calibration Routine................72
Figure 29: Interrupt Structure .......................................................76
Figure 30 : Timer 0 block diagram................................................78
Figure 31 : Timer 1 Block Diagram ..............................................80
Figure 32 : Timer 2 block diagram................................................82
Figure 33 : Timer3 Block Diagram ..............................................84
Figure 34 : ADuC7032 GPIO.........................................................86
Figure 35 : High Voltage Interface, Top Level Block Diagram..97
Figure 36 : WU Circuit, Block Diagram ....................................104
Figure 37 : Fractional Divider Baud Rate generation...............106
Figure 38 : LIN I/O, Block Diagram ...........................................115
Figure 39 : LIN Interface Timing ...............................................119
Figure 40 : LIN Break Field..........................................................120
Figure 41 : LIN Synch byte Field .................................................120
Figure 42 : LIN Identifier Byte Field...........................................120
Figure 43 : LIN Data Byte Field...................................................121
Figure 44 : Example LIN Configuration ....................................123
Figure 45 : 48-Lead, Plastic Quad Flat Pack, (LQFP-48),
(ADCFLT = 0xBF1D) ............................................................63
(ADCFLT = 0xBD1F..............................................................63
Dimensions shown in millimeters .....................................128
ADuC7032