HD6417032F20 Renesas Electronics America, HD6417032F20 Datasheet - Page 91

IC SUPERH MPU ROMLESS 112QFP

HD6417032F20

Manufacturer Part Number
HD6417032F20
Description
IC SUPERH MPU ROMLESS 112QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7030r
Datasheet

Specifications of HD6417032F20

Core Processor
SH-1
Core Size
32-Bit
Speed
20MHz
Connectivity
EBI/EMI, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
32
Program Memory Type
ROMless
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
112-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417032F20
Manufacturer:
HIT
Quantity:
5 510
Part Number:
HD6417032F20
Manufacturer:
AMCC
Quantity:
5 510
Part Number:
HD6417032F20
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417032F20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6417032F20V
Manufacturer:
TI
Quantity:
201
Part Number:
HD6417032F20V
Manufacturer:
RENESAS
Quantity:
20
4.6
In some cases, address errors and interrupts that directly follow a delayed branch instruction or
interrupt-disabled instruction are not accepted immediately. Table 4.9 lists these cases. When this
occurs, the exception is accepted when an instruction that can accept the exception is decoded.
Table 4.9
Case
Immediately after delayed branch instruction *
Immediately after interrupt-disabled instruction *
X: Not accepted
O: Accepted
Notes: 1. Delayed branch instructions: JMP, JSR, BRA, BSR, RTS, RTE
4.6.1
Address errors and interrupts are not accepted when an instruction in a delay slot immediately
following a delayed branch instruction is decoded. The delayed branch instruction and the
instruction in the delay slot are therefore always executed one after the other. Exception handling
is never inserted between them.
4.6.2
Interrupts are not accepted when the instruction immediately following an interrupt-disabled
instruction is decoded. Address errors are accepted, however.
2. Interrupt-disabled instructions: LDC, LDC.L, STC, STC.L, LDS, LDS.L, STS, STS.L
Cases in which Exceptions are Not Accepted
Immediately after Delayed Branch Instruction
Immediately after Interrupt-Disabling Instruction
Cases in which Exceptions are Not Accepted
1
2
Address Error
X
O
Rev. 7.00 Jan 31, 2006 page 63 of 658
Exception Source
Section 4 Exception Handling
Interrupt
X
X
REJ09B0272-0700

Related parts for HD6417032F20