Core429-DEV-KIT Actel, Core429-DEV-KIT Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/0/8/actel_sml.jpg)
Core429-DEV-KIT
Manufacturer Part Number
Core429-DEV-KIT
Description
MCU, MPU & DSP Development Tools ARINC 429 Bus Interface
Manufacturer
Actel
Datasheet
1.CORE429-DEV-KIT-FPL.pdf
(22 pages)
Specifications of Core429-DEV-KIT
Processor To Be Evaluated
ProASIC Plus
Interface Type
RS-232
Default Mode Signals
Table 9 •
CPU Interface
The CPU interface allows access to the Core429 internal registers, FIFO, and internal memory. This interface is
synchronous to the clock.
Table 10 •
Name
int_out_rx[RXN-1:0]
int_out_tx[TXN-1:0]
rx_fifo_full[RXN-1:0]
rx_fifo_half_full[RXN-1:0]
rx_fifo_empty[RXN-1:0]
tx_fifo_full[TXN-1:0]
tx_fifo_half_full[TXN-1:0]
tx_fifo_empty[TXN-1:0]
Name
cpu_ren
cpu_wen
cpu_add [8:0]
cpu_din [CPU_DATA_WIDTH-1:0]
cpu_dout [CPU_DATA_WIDTH-1:0]
int_out
cpu_wait
Core Interface Signals
CPU Interface Signals
Type
Out
Out
Out
Out
Out
Out
Out
Out
Type
Out
Out
Out
Interrupt from each receive channel. This interrupt is generated when one
of the following conditions occur:
•
•
•
This is an active high signal.
Interrupt from each transmit channel. This interrupt is generated when one
of the following conditions occur:
•
•
•
This is an active high signal.
RX FIFO full flag for each receive channel. This is an active high signal.
RX FIFO programmed level flag for each receive channel. By default it is
programmed to half full. This is an active high signal.
RX FIFO empty flag for each receive channel.This is an active high signal.
TX FIFO full flag for each transmit channel. This is an active high signal.
TX FIFO programmed level flag for each transmit channel. By default it is
programmed to half full. This is an active high signal.
TX FIFO empty flag for each transmit channel. This is an active high signal.
In
In
In
In
FIFO Empty
FIFO Full
FIFO is full up to the programmed RX_FIFO_LEVEL
FIFO Empty
FIFO Full
FIFO is full up to the programmed TX_FIFO_LEVEL
v5.0
CPU read enable, active low
CPU write enable, active low
CPU address
CPU data input
CPU data output
Interrupt to CPU, active high. int_out is the OR function
of int_out_rx and int_out_tx.
Indicates that the CPU should hold cpu_ren or cpu_wen
active while the core completes the read or write
operation.
Description
Description
ARINC 429 Bus Interface
9