DSPIC33FJ32GP204-H/ML Microchip Technology, DSPIC33FJ32GP204-H/ML Datasheet - Page 31

16-bit DSC, 44LD,32KB Flash,40 MIPS,nanoWatt 44 QFN 8x8x0.9mm TUBE

DSPIC33FJ32GP204-H/ML

Manufacturer Part Number
DSPIC33FJ32GP204-H/ML
Description
16-bit DSC, 44LD,32KB Flash,40 MIPS,nanoWatt 44 QFN 8x8x0.9mm TUBE
Manufacturer
Microchip Technology
Series
dsPIC™ 33Fr
Datasheet

Specifications of DSPIC33FJ32GP204-H/ML

Core Processor
dsPIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
35
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 13x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 140°C
Package / Case
44-VQFN Exposed Pad
Processor Series
dsPIC33F
Core
dsPIC
Data Bus Width
16 bit
Interface Type
SPI, I2C, UART, JTAG
Number Of Programmable I/os
35
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 140 C
Mounting Style
SMD/SMT
Development Tools By Supplier
MPLAB IDE Software
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 13 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details
4.0
The
dsPIC33FJ16GP304 architecture features separate
program and data memory spaces and buses. This
architecture also allows the direct access of program
memory from the data space during code execution.
FIGURE 4-1:
© 2011 Microchip Technology Inc.
Note:
dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304
MEMORY ORGANIZATION
This data sheet summarizes the features
of
dsPIC33FJ16GP304 family of devices. It
is not intended to be a comprehensive
reference source. To complement the
information in this data sheet, refer to
Section
(DS70202) of the “dsPIC33F/PIC24H
Family Reference Manual”, which is
available from the Microchip website
(www.microchip.com).
dsPIC33FJ32GP202/204
the
dsPIC33FJ32GP202/204
Interrupt Vector Table
Alternate Vector Table
Device Configuration
(11264 instructions)
GOTO Instruction
Unimplemented
Reset Address
Flash Memory
User Program
dsPIC33FJ32GP202/204
PROGRAM MEMORY FOR dsPIC33FJ32GP202/204 and dsPIC33FJ16GP304
DEVICES
(Read ‘0’s)
Reserved
Registers
DEVID (2)
Reserved
Reserved
4.
“Program
0x000000
0x000002
0x000004
0x0000FE
0x000100
0x000104
0x0001FE
0x000200
0x0057FE
0x005800
0x7FFFFE
0x800000
0xF7FFFE
0xF80017
0xF80018
0xFEFFFE
0xFF0000
0xFFFFFE
0xF80000
Memory”
and
and
4.1
The
dsPIC33FJ32GP202/204
devices is 4M instructions. The space is addressable by a
24-bit value derived either from the 23-bit Program Counter
(PC) during program execution, or from table operation
or data space remapping as described in
“Interfacing Program and Data Memory
User application access to the program memory space is
restricted to the lower half of the address range (0x000000
to 0x7FFFFF). The exception is the use of TBLRD/TBLWT
operations, which use TBLPAG<7> to permit access to the
Configuration bits and Device ID sections of the
configuration memory space.
The memory maps for the dsPIC33FJ32GP202/204 and
dsPIC33FJ16GP304 devices are shown in
program
Program Address Space
Alternate Vector Table
dsPIC33FJ16GP304
Interrupt Vector Table
Device Configuration
(5632 instructions)
GOTO Instruction
address
Unimplemented
Reset Address
User Program
Flash Memory
(Read ‘0’s)
Reserved
Registers
DEVID (2)
Reserved
Reserved
and
memory
dsPIC33FJ16GP304
DS70290G-page 31
0x000000
0x000002
0x000004
0x0000FE
0x000100
0x000104
0x0001FE
0x000200
0x002BFE
0x002C00
0x7FFFFE
0x800000
0xF7FFFE
0xF80017
0xF80018
0xFEFFFE
0xFF0000
0xFFFFFE
0xF80000
space
Spaces”.
Figure
Section 4.6
of
4-1.
the

Related parts for DSPIC33FJ32GP204-H/ML