LAN9221-ABZJ Standard Microsystems (SMSC), LAN9221-ABZJ Datasheet - Page 148

no-image

LAN9221-ABZJ

Manufacturer Part Number
LAN9221-ABZJ
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN9221-ABZJ

Operating Supply Voltage (typ)
1.8/2.5/3.3V
Operating Supply Voltage (min)
1.62V
Operating Supply Voltage (max)
3.6V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
56
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9221-ABZJ
Manufacturer:
Standard
Quantity:
4 259
Part Number:
LAN9221-ABZJ
Manufacturer:
SMSC
Quantity:
40
Part Number:
LAN9221-ABZJ
Manufacturer:
SMSC
Quantity:
20 000
Revision 2.7 (03-15-10)
7.7
Crystal Cut
Crystal Oscillation Mode
Crystal Calibration Mode
Frequency
Frequency Tolerance @ 25
Frequency Stability Over Temp
Frequency Deviation Over Time
Total Allowable PPM Budget
Shunt Capacitance
Load Capacitance
Drive Level
Equivalent Series Resistance
Operating Temperature Range
LAN9221/LAN9221i
XTAL1/CLKIN Pin Capacitance
LAN9221/LAN9221i XTAL2 Pin
Capacitance
PARAMETER
The LAN9221/LAN9221i can accept either a 25MHz crystal (preferred) or a 25 MHz single-ended clock
oscillator (±50 PPM) input. The LAN9221/LAN9221i shares the 25MHz clock oscillator input (CLKIN)
with the crystal input XTAL1/CLKIN. If the single-ended clock oscillator method is implemented, XTAL2
should be left unconnected and CLKIN should be driven with a nominal 0-3.3V clock signal. The input
clock duty cycle is 40% minimum, 50% typical and 60% maximum.
It is recommended that a crystal utilizing matching parallel load capacitors be used for the
LAN9221/LAN9221i crystal input/output signals (XTAL1, XTAL2). See
Crystal Specifications"
Circuit Input Voltage Control” for additional information.
Note 7.14 The maximum allowable values for Frequency Tolerance and Frequency Stability are
Note 7.15 Frequency Deviation Over Time is also referred to as Aging.
Note 7.16 The total deviation for the Transmitter Clock Frequency is specified by IEEE 802.3u as
Note 7.17 0
Note 7.18 +70
Note 7.19 This number includes the pad, the bond wire and the lead frame. PCB capacitance is not
Clock Circuit
application dependant. Since any particular application must meet the IEEE +/-50 PPM
Total PPM Budget, the combination of these two values must be approximately +/-45 PPM
(allowing for aging).
+/- 50 PPM.
included in this value. The XTAL1/CLKIN and XTAL2 pin and PCB capacitance values are
required to accurately calculate the value of the two external load capacitors. These two
external load capacitors determine the accuracy of the 25.000 MHz frequency.
o
C for commercial version, -40
o
C
o
Table 7.11 LAN9221/LAN9221i Crystal Specifications
C for commercial version, +85
SYMBOL
for crystal specifications. Refer to application note AN10.7 - “Parallel Crystal
F
F
F
F
P
C
temp
C
R
fund
age
tol
W
O
L
1
DATASHEET
Note 7.17
MIN
300
Parallel Resonant Mode
-
-
-
-
-
-
-
-
-
-
148
o
Fundamental Mode
C for industrial version.
High-Performance 16-bit Non-PCI 10/100 Ethernet Controller with Variable Voltage I/O
o
C for industrial version.
AT, typ
+/-3 to 5
25.000
20 typ
NOM
7 typ
3 typ
3 typ
-
-
-
-
-
-
Note 7.18
+/-50
+/-50
+/-50
MAX
50
Table 7.11, "LAN9221/LAN9221i
-
-
-
-
-
-
-
UNITS
PPM
PPM
PPM
PPM
Ohm
MHz
uW
SMSC LAN9221/LAN9221i
pF
pF
o
pF
pF
C
Note 7.14
Note 7.14
Note 7.15
Note 7.16
Note 7.19
Note 7.19
NOTES
Datasheet

Related parts for LAN9221-ABZJ