LAN9221-ABZJ Standard Microsystems (SMSC), LAN9221-ABZJ Datasheet - Page 28

no-image

LAN9221-ABZJ

Manufacturer Part Number
LAN9221-ABZJ
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN9221-ABZJ

Operating Supply Voltage (typ)
1.8/2.5/3.3V
Operating Supply Voltage (min)
1.62V
Operating Supply Voltage (max)
3.6V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
56
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9221-ABZJ
Manufacturer:
Standard
Quantity:
4 259
Part Number:
LAN9221-ABZJ
Manufacturer:
SMSC
Quantity:
40
Part Number:
LAN9221-ABZJ
Manufacturer:
SMSC
Quantity:
20 000
Revision 2.7 (03-15-10)
Reserved
FIELD
FIELD
30:0
2:1
31
3
0
Filter 3 Offset
The Filter i Byte Mask defines which incoming frame bytes Filter i will examine to determine whether
or not this is a wake-up frame.
The Filter i command register controls Filter i operation.
The Filter i Offset register defines the offset in the frame’s destination address field from which the
frames are examined by Filter i.
DESCRIPTION
Must be zero (0)
Byte Mask: If bit j of the byte mask is set, the CRC machine processes byte number pattern - (offset
+ j) of the incoming frame. Otherwise, byte pattern - (offset + j) is ignored.
DESCRIPTION
Address Type: Defines the destination address type of the pattern. When bit is set, the pattern
applies
only to multicast frames. When bit is cleared, the pattern applies only to unicast frames.
RESERVED
Enable Filter: When bit is set, Filter i is enabled, otherwise, Filter i is disabled.
Command
Filter 3
Filter 1 CRC-16
Filter 3 CRC-16
Table 3.2 Wake-Up Frame Filter Register Structure
Reserved
Table 3.3 Filter i Byte Mask Bit Definitions
Table 3.4 Filter i Command Bit Definitions
Filter 2 Offset
FILTER I BYTE MASK DESCRIPTION
Command
Table
FILTER i COMMANDS
Table 3.5
Filter 2
Filter 0 Byte Mask
Filter 1 Byte Mask
Filter 2 Byte Mask
Filter 3 Byte Mask
DATASHEET
3.3, describes the byte mask’s bit fields.
28
describes the Filter i Offset bit fields.
High-Performance 16-bit Non-PCI 10/100 Ethernet Controller with Variable Voltage I/O
Reserved
Filter 1Offset
Table 3.4
Command
Filter 1
Filter 0 CRC-16
Filter 2 CRC-16
shows the Filter I command register.
Reserved
Filter 0 Offset
SMSC LAN9221/LAN9221i
Command
Filter 0
Datasheet

Related parts for LAN9221-ABZJ