LAN9221-ABZJ Standard Microsystems (SMSC), LAN9221-ABZJ Datasheet - Page 70

no-image

LAN9221-ABZJ

Manufacturer Part Number
LAN9221-ABZJ
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN9221-ABZJ

Operating Supply Voltage (typ)
1.8/2.5/3.3V
Operating Supply Voltage (min)
1.62V
Operating Supply Voltage (max)
3.6V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
56
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9221-ABZJ
Manufacturer:
Standard
Quantity:
4 259
Part Number:
LAN9221-ABZJ
Manufacturer:
SMSC
Quantity:
40
Part Number:
LAN9221-ABZJ
Manufacturer:
SMSC
Quantity:
20 000
Revision 2.7 (03-15-10)
4.2.2
4.2.3
4.2.4
4.2.5
GROUP
CODE
01000
01100
10000
Scrambling
Repeated data patterns (especially the IDLE code-group) can have power spectral densities with large
narrow-band peaks. Scrambling the data helps eliminate these peaks and spread the signal power
more uniformly over the entire channel bandwidth. This uniform spectral density is required by FCC
regulations to prevent excessive EMI from being radiated by the physical wiring.
The scrambler also performs the Parallel In Serial Out conversion (PISO) of the data.
NRZI and MLT3 Encoding
The scrambler block passes the 5-bit wide parallel data to the NRZI converter where it becomes a
serial 125MHz NRZI data stream. The NRZI is encoded to MLT-3. MLT3 is a tri-level code where a
change in the logic level represents a code bit “1” and the logic output remaining at the same level
represents a code bit “0”.
100M Transmit Driver
The MLT3 data is then passed to the analog transmitter, which launches the differential MLT-3 signal,
on outputs TXP and TXN, to the twisted pair media via a 1:1 ratio isolation transformer. The 10Base-
T and 100Base-TX signals pass through the same transformer so that common “magnetics” can be
used for both. The transmitter drives into the 100Ω impedance of the CAT-5 cable. Cable termination
and impedance matching require external components.
100M Phase Lock Loop (PLL)
The 100M PLL locks onto reference clock and generates the 125MHz clock used to drive the 125 MHz
logic and the 100Base-Tx Transmitter.
SYM
V
V
V
INVALID, RX_ER if during RX_DV
INVALID, RX_ER if during RX_DV
INVALID, RX_ER if during RX_DV
Table 4.1 4B/5B Code Table (continued)
INTERPRETATION
RECEIVER
DATASHEET
70
High-Performance 16-bit Non-PCI 10/100 Ethernet Controller with Variable Voltage I/O
INVALID
INVALID
INVALID
INTERPRETATION
TRANSMITTER
SMSC LAN9221/LAN9221i
Datasheet

Related parts for LAN9221-ABZJ