MT47H64M16HR-3:H Micron Technology Inc, MT47H64M16HR-3:H Datasheet - Page 130
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT47H64M16HR-3:H
Manufacturer Part Number
MT47H64M16HR-3:H
Description
IC DDR2 SDRAM 1GBIT 84FBGA
Manufacturer
Micron Technology Inc
Type
DDR2 SDRAMr
Series
-r
Datasheet
1.MT47H64M16HR-3H.pdf
(134 pages)
Specifications of MT47H64M16HR-3:H
Organization
64Mx16
Density
1Gb
Address Bus
16b
Access Time (max)
450ps
Maximum Clock Rate
667MHz
Operating Supply Voltage (typ)
1.8V
Package Type
FBGA
Operating Temp Range
0C to 85C
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Supply Current
135mA
Pin Count
84
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Format - Memory
RAM
Memory Type
DDR2 SDRAM
Memory Size
1G (64M x 16)
Speed
3ns
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.9 V
Operating Temperature
0°C ~ 85°C
Package / Case
84-TFBGA
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT47H64M16HR-3:H
Manufacturer:
MICRON
Quantity:
11 200
Company:
Part Number:
MT47H64M16HR-3:H
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
MT47H64M16HR-3:H
Manufacturer:
MICRON44
Quantity:
7 907
Company:
Part Number:
MT47H64M16HR-3:H
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT47H64M16HR-3:H
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
MT47H64M16HR-3:H TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
MRS Command to ODT Update Delay
Figure 81: Timing for MRS Command to ODT Update Delay
Figure 82: ODT Timing for Active or Fast-Exit Power-Down Mode
PDF: 09005aef821ae8bf
1GbDDR2.pdf – Rev. V 6/10 EN
Notes:
During normal operation, the value of the effective termination resistance can be
changed with an EMRS set command.
R
Command
Command
TT
Address
Internal
1. The LM command is directed to the mode register, which updates the information in
2. To prevent any impedance glitch on the channel, the following conditions must be met:
setting
ODT 2
ODT
CK#
CKE
CK#
R
CK
CK
TT
EMR (A6, A2), that is, R
t
entire duration of the
AOFD must be met before issuing the LM command; ODT must remain LOW for the
Valid
Valid
T0
T0
Old setting
t AOFD
t CK
EMRS 1
Ta0
Valid
Valid
T1
t CH
0ns
t
TT
MOD window until
130
(nominal).
t CL
t AON (MIN)
t AOND
Ta1
NOP
Valid
Valid
t AON (MAX)
T2
t MOD
t
MOD (MAX) updates the R
Undefined
Micron Technology, Inc. reserves the right to change products or specifications without notice.
NOP
Ta2
Valid
Valid
T3
t AOFD
R
TT
t
MOD is met.
1Gb: x4, x8, x16 DDR2 SDRAM
Unknown
NOP
Ta3
Valid
Valid
T4
t IS
t AOF (MIN)
R
2
Ta4
NOP
Valid
Valid
TT
T5
© 2004 Micron Technology, Inc. All rights reserved.
t AOF (MAX)
On
New setting
Indicates a break in
time scale
TT
setting.
NOP
Ta5
Valid
Valid
Don’t Care
T6
ODT Timing