NQ5000P S L9TN Intel, NQ5000P S L9TN Datasheet - Page 116
NQ5000P S L9TN
Manufacturer Part Number
NQ5000P S L9TN
Description
Manufacturer
Intel
Datasheet
1.NQ5000P_S_L9TN.pdf
(530 pages)
Specifications of NQ5000P S L9TN
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
- Current page: 116 of 530
- Download datasheet (5Mb)
3.8.8.18
116
Note also that configuration software is responsible for programming all address range
registers such as MIR, MLIM, MBASE, IOLIM, IOBASE, PMBASE, PMLIM, PMBU, PMLU
(coherent, MMIO, prefetchable, non-prefetchable, I/O) with the values that provide
exclusive address ranges, that is, prevent overlap with each other and/or with the
ranges covered with the main memory. There is no provision in the MCH hardware to
enforce prevention of overlap and operations of the system in the case of overlap are
not guaranteed.
PMBASE[7:2] - Prefetchable Memory Base
The Prefetchable Memory Base and Memory Limit registers define a memory mapped
I/O prefetchable address range (32-bit addresses) which is used by the PCI Express
bridge to determine when to forward memory transactions based on the
following formula:
The upper 12 bits of both the Prefetchable Memory Base and Memory Limit registers
are read/write and corresponds to the upper 12 address bits, A[31:20], of 32-bit
addresses. For the purpose of address decoding, the bridge assumes that the lower 20
address bits, A[19:0], of the memory base address are zero. Similarly, the bridge
assumes that the lower 20 address bits, A[19:0], of the memory limit address (not
implemented in the Memory Limit register) are F FFFFh. Thus, the bottom of the
defined memory address range will be aligned to a 1 MB boundary and the top of the
defined memory address range will be one less than a 1 MB boundary
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
15:4
3:0
Bit
PREFETCH_MEMORY_BASE <= A[31:20] <= PREFETCH_MEMORY_LIMIT
Attr
RW
RO
2-3
0
22h
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
4-5
0
22h
Intel 5000Z Chipset
4-7
0
22h
Intel 5000P Chipset
Default
0h
0h
MLIMIT: Memory Limit Address
Corresponds to A[31:20] of the memory address that corresponds to the upper
limit of the range of memory accesses that will be passed by the PCI Express
bridge
Reserved. (by PCI SIG)
Intel® 5000P/5000V/5000Z Chipset Memory Controller Hub (MCH) Datasheet
Description
Register Description
.
Related parts for NQ5000P S L9TN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
5000P Memory Controller Hub (MCH)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet: