LH79520N0M000B1 NXP Semiconductors, LH79520N0M000B1 Datasheet - Page 16

LH79520N0M000B1

Manufacturer Part Number
LH79520N0M000B1
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of LH79520N0M000B1

Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Processing Unit
Microcontroller
Operating Supply Voltage (min)
1.62V
Operating Supply Voltage (typ)
1.8V
Operating Supply Voltage (max)
1.98V
Package Type
LQFP
Screening Level
Industrial
Pin Count
176
Mounting
Surface Mount
Rad Hardened
No
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LH79520N0M000B1
Manufacturer:
Sharp Microelectronics
Quantity:
10 000
LH79520
SYSTEM DESCRIPTIONS
ARM720T Processor
cached core with an Advanced High-Performance Bus
(AHB) interface. The ARM720T features:
• 32-bit ARM7TDMI™ RISC Core
• 8 kB Cache
• MMU (Windows CE enabled)
processors. For more information, see the ARM docu-
ment, ‘ARM720T (Rev 3) Technical Reference Manual’,
available on NXP’s’s website at www.nxp.com.
ical Memory (PA) addresses to virtual memory
addresses. This allows physical memory, which is con-
16
The LH79520 microcontroller features the ARM720T
The processor is a member of the ARM7T family of
The LH79520 MMU provides a means to map Phys-
IMAGER
INTERFACE
MEMORY
Figure 3. LH79520 Application Diagram Example
CARD
FLASH/
SRAM/
SDRAM
DMA
Rev. 01 — 16 July 2007
NXP Semiconductors
CODEC
SSP
UART
strained by hardware to specific addresses, to be reor-
ganized at addresses identified by the user. These user
identified locations are called Virtual Addresses (VA).
When the MMU is enabled, Code and Data must be
built, loaded, and executed using Virtual Addresses
which the MMU translates to Physical Addresses. In
addition, the user may implement a memory protection
scheme by using the features of the MMU. Address
translation and memory protection services provided
by the MMU are controlled by the user. The MMU is
directly controlled through the System Control Copro-
cessor, Coprocessor 15 (CP15). The MMU is indirectly
controlled by a Translation Table (TT) and Page Tables
(PT) prepared by the user and established using a por-
tion of physical memory dedicated by the user to stor-
ing the TT and PT’s.
STN/
TFT/AD-TFT
LH79520
PWM
IR
PIO
SCREEN
CONTR.
TOUCH
UART
Preliminary data sheet
System-on-Chip
79520-6A

Related parts for LH79520N0M000B1