PNX1311EH/G NXP Semiconductors, PNX1311EH/G Datasheet - Page 126
PNX1311EH/G
Manufacturer Part Number
PNX1311EH/G
Description
Manufacturer
NXP Semiconductors
Datasheet
1.PNX1311EHG.pdf
(548 pages)
Specifications of PNX1311EH/G
Lead Free Status / RoHS Status
Compliant
- Current page: 126 of 548
- Download datasheet (6Mb)
PNX1300/01/02/11 Data Book
7.16.1
The VO_STATUS register is a read-only register that
shows the current status of the EVO. Its fields are shown
in
VO_STATUS[4] is now hard-wired to ‘1’. This allows soft-
ware to determine if the unit is an EVO unit (containing
Table 7-6. VO_STATUS — status register fields
7-16
CUR_Y
CUR_X
BFR1_EMPTY
BFR2_EMPTY
HBE
1
YTR
URUN
FIELD2
VBLANK
Figure 7-29
Field
VO Status Register (VO_STATUS)
and
Current Y.
Image line index of the current line in the current field being output by the EVO. CUR_Y reflects the current state of
the Image Line Counter. CUR_X and CUR_Y form a single 24-bit output data byte counter (CUR_X is the counter
LSBs) when the EVO is in data-streaming or message-passing mode. This counter reflects the status of the SIZE
counter for the currently active buffer. The two LSBs of this counter are not valid for reading during transfers; only
the upper 22 bits (the word count) are valid.
Current X.
Image pixel index of the most-recently-output pixel. CUR_X reflects the current state of the Image Pixel Counter.
Buffers 1 and 2 Empty.
These bits are valid in video-refresh, data-streaming and message-passing modes.
• In video-refresh modes, only Buffer 1 is used. BFR1_EMPTY indicates that the last byte of a field has been
• In data-streaming mode, BFR1_EMPTY and BFR2_EMPTY indicate that the last byte in their corresponding
• In message passing mode, BFR1_EMPTY signals completion of message transmission.
These bits cause an interrupt if their interrupt-enable bits are set. One interrupt per buffer is signaled.
Highway Bandwidth Error.
HBE is set when the highway fails to respond in time to a highway read request and data was not ready in time to
be set on EVO data lines. HBE can be set in both image- and data-transfer modes. HBE indicates insufficient band-
width was requested from the highway arbiter.
EVO unit indicator.
This bit allows software to determine if the unit is an EVO (containing extra MMIO registers) or a TM-1000 VO unit.
In the TM-1000, this bit is a copy of the HBE flag. In the EVO unit, it is hard-wired to ‘1’. Software can easily deter-
mine the type of video output unit by clearing the HBE bit then reading this bit.
Y threshold.
In video-refresh modes, YTR indicates that the Image Line Counter value is equal to the Y_THRESHOLD value in
VO_YTHR. The Y_THRESHOLD value can be set to provide an interrupt on any line in the valid image area.
Underrun.
In video-refresh and data-streaming mode, this bit indicates that the CPU did not perform an acknowledge to indi-
cate updated address pointers for the next field or buffer in time for continuous image or data transfer. URUN
causes an interrupt if the corresponding interrupt-enable condition is set.
• In video-refresh modes, URUN indicates that the SAV code marking beginning of active video has been gener-
• In data-streaming mode, URUN indicates the last byte in the active buffer was transferred, and no BFR1_ACK or
Field 2 or Buffer 2 active.
• In data-streaming mode, FIELD2 = 0 when Buffer 1 is active; FIELD2 = 1 when Buffer 2 is active.
• In video-refresh modes, FIELD2 indicates that the EVO is actively sending out a video image for Field 2, as
Vertical blanking.
Indicates that the EVO is in a vertical-blanking interval. VBLANK is asserted only in video-refresh modes.
transferred. It is actually raised at the completion of the transmission of the Overlap area of the field, as shown in
Figure
BFR1_ACK. If BFR1_EMPTY is not cleared by BFR1_ACK before the active video area of the next field starts to
be emitted, the EVO sets the URUN bit.
buffer has been transferred. When BFR1_EMPTY or BFR2_EMPTY is set, transfer stops from the correspond-
ing buffer.
ated without BFR1_ACK being set by the CPU. (Setting BFR1_ACK to ‘1’ clears BFR1_EMPTY). In this case,
video refresh continues with previous address pointers.
BFR2_ACK occurred to enable the next buffer. In this case, transfer continues with previous address pointers.
defined by
Table
PRELIMINARY SPECIFICATION
7-31. At this point, software should assign a new field of imagery to {Y,U,V}_BASE_ADR and perform a
7-6.
Figure
7-31.
Description
extra MMIO registers) or a TM-1000 VO unit, as follows.
In the TM-1000, this bit is a copy of the HBE flag
(VO_STATUS[5]). In the EVO unit, it is hard-wired to ‘1’.
Software can use this bit to determine the type of (E)VO
unit
VO_STATUS[4]. If the bit remains ‘1’, the unit is an EVO.
by
clearing
the
Philips Semiconductors
HBE
bit
then
reading
Related parts for PNX1311EH/G
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
NXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2470 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2478 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The XA-S3 device is a member of Philips Semiconductors? XA(eXtended Architecture) family of high performance 16-bitsingle-chip microcontrollers
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP BlueStreak LH75401/LH75411 family consists of two low-cost 16/32-bit System-on-Chip (SoC) devices
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3130/3131 combine an 180 MHz ARM926EJ-S CPU core, high-speed USB2
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3141 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3143 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3152 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3154 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using NXP High-Performance Automotive (HPA) TrenchMOS technology
Manufacturer:
NXP Semiconductors
Datasheet: