EP3C5F256C8N Altera, EP3C5F256C8N Datasheet - Page 57

IC CYCLONE III FPGA 5K 256-FBGA

EP3C5F256C8N

Manufacturer Part Number
EP3C5F256C8N
Description
IC CYCLONE III FPGA 5K 256-FBGA
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C5F256C8N

Number Of Logic Elements/cells
5136
Number Of Labs/clbs
321
Total Ram Bits
423936
Number Of I /o
182
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
256-FBGA
No. Of Logic Blocks
321
Family Type
Cyclone III
No. Of I/o's
182
I/o Supply Voltage
3.3V
Operating Frequency Max
402MHz
Operating Temperature Range
0°C To +85°C
Rohs Compliant
Yes
For Use With
544-2601 - KIT DEV CYCLONE III LS EP3CLS200544-2411 - KIT DEV NIOS II CYCLONE III ED.
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2423
EP3C5F256C8N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C5F256C8N
Manufacturer:
ALTERA
Quantity:
853
Part Number:
EP3C5F256C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C5F256C8N
Manufacturer:
ALTERA
0
Part Number:
EP3C5F256C8N
Manufacturer:
ALTERA
Quantity:
10
Part Number:
EP3C5F256C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C5F256C8N
0
Embedded Multiplier Block Overview
© December 2009
CIII51005-2.2
Altera Corporation
The Cyclone
combination of on-chip resources and external interfaces that help to increase
performance, reduce system cost, and lower the power consumption of digital signal
processing (DSP) systems. The Cyclone III device family, either alone or as DSP
device co-processors, are used to improve price-to-performance ratios of DSP
systems. Particular focus is placed on optimizing Cyclone III and Cyclone III LS
devices for applications that benefit from an abundance of parallel processing
resources, which include video and image processing, intermediate frequency (IF)
modems used in wireless communications systems, and multi-channel
communications and video systems.
This chapter contains the following sections:
Figure 4–1
array blocks (LABs). The embedded multiplier is configured as either one 18 × 18
multiplier or two 9 × 9 multipliers. For multiplications greater than 18 × 18, the
Quartus
are no restrictions on the data width of the multiplier, but the greater the data width,
the slower the multiplication process.
Figure 4–1. Embedded Multipliers Arranged in Columns with Adjacent LABs
“Embedded Multiplier Block Overview” on page 4–1
“Architecture” on page 4–3
“Operational Modes” on page 4–5
®
II software cascades multiple embedded multiplier blocks together. There
shows one of the embedded multiplier columns with the surrounding logic
®
III device family (Cyclone III and Cyclone III LS devices) includes a
1 LAB
Row
4. Embedded Multipliers in the
Embedded
Multiplier
Embedded
Multiplier
Column
Cyclone III Device Family
Cyclone III Device Handbook, Volume 1

Related parts for EP3C5F256C8N