EP4CGX150CF23I7 Altera, EP4CGX150CF23I7 Datasheet - Page 332
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP4CGX150CF23I7
Manufacturer Part Number
EP4CGX150CF23I7
Description
IC CYCLONE IV FPGA 150K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV GXr
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CGX150CF23I7
Number Of Logic Elements/cells
149760
Number Of Labs/clbs
9360
Total Ram Bits
6480000
Number Of I /o
270
Voltage - Supply
1.16 V ~ 1.24 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4CGX150CF23I7
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP4CGX150CF23I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 332 of 478
- Download datasheet (13Mb)
1–52
Cyclone IV Device Handbook, Volume 2
f
Lane Synchronization
In PIPE mode, the word aligner is configured in automatic synchronization state
machine mode that complies with the PCIe specification.
synchronization state machine parameters that implement the PCIe-compliant
synchronization.
Table 1–16. Synchronization State Machine Parameters
Clock Rate Compensation
In PIPE mode, the rate match FIFO compensates up to ±300 PPM (600 PPM total)
difference between the upstream transmitter and the local receiver reference clock. In
PIPE mode, the rate match FIFO operation is compliant to the version 2.0 of the PCIe
Base Specification. The PCIe protocol requires the receiver to recognize a skip (SKP)
ordered set, and inserts or deletes only one SKP symbol per SKP ordered set received
to prevent the rate match FIFO from overflowing or underflowing. The SKP ordered
set is a /K28.5/ comma (COM) symbol followed by one to five consecutive /K28.0/
SKP symbols, which are sent by transmitter during the inter-packet gap.
The rate match operation begins after the synchronization state machine in the word
aligner indicates synchronization is acquired, as indicated with logic high on
rx_syncstatus signal. Rate match FIFO insertion and deletion events are
communicated to FPGA fabric on the pipestatus[2..0] port from each channel.
Low-Latency Synchronous PCIe
In PIPE mode, the Cyclone IV GX transceiver supports a lower latency in synchronous
PCIe by reducing the latency across the rate match FIFO. In synchronous PCIe, the
system uses a common reference clocking that gives a 0 PPM difference between the
upstream transmitter's and local receiver's reference clock.
When using common reference clocking, the transceiver supports spread-spectrum
clocking. For more information about the SSC support in PCIe Express (PIPE) mode,
refer to the
Fast Recovery from P0s State
The PCIe protocol defines fast training sequences for bit and byte synchronization to
transition from L0s to L0 (PIPE P0s to P0) power states. The PHY must acquire bit and
byte synchronization when transitioning from L0s to L0 state between 16 ns to 4 µs.
Each Cyclone IV GX receiver channel has built-in fast recovery circuit that allows the
receiver to meet the requirement when enabled.
Number of valid synchronization (/K28.5/) code groups received to achieve
synchronization
Number of erroneous code groups received to lose synchronization
Number of continuous good code groups received to reduce the error count by
one
Note to
(1) The word aligner supports 10-bit pattern lengths in PIPE mode.
Table
Cyclone IV Device Data
1–16:
Parameter
Sheet.
Chapter 1: Cyclone IV Transceivers Architecture
(Note 1)
Table 1–16
© December 2010 Altera Corporation
Transceiver Functional Modes
lists the
Value
16
17
4
Related parts for EP4CGX150CF23I7
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-25T](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: