EP4CGX150CF23I7 Altera, EP4CGX150CF23I7 Datasheet - Page 384
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP4CGX150CF23I7
Manufacturer Part Number
EP4CGX150CF23I7
Description
IC CYCLONE IV FPGA 150K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV GXr
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CGX150CF23I7
Number Of Logic Elements/cells
149760
Number Of Labs/clbs
9360
Total Ram Bits
6480000
Number Of I /o
270
Voltage - Supply
1.16 V ~ 1.24 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4CGX150CF23I7
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP4CGX150CF23I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 384 of 478
- Download datasheet (13Mb)
2–18
Dynamic Reconfiguration Reset Sequences
Reset Sequence in PLL Reconfiguration Mode
Cyclone IV Device Handbook, Volume 2
When using dynamic reconfiguration in data rate divisions in PLL reconfiguration or
channel reconfiguration mode, use the following reset sequences.
Use the example reset sequence shown in
reconfiguration controller to change the data rate of the transceiver channel. In this
example, PLL dynamic reconfiguration is used to dynamically reconfigure the data
rate of the transceiver channel configured in Basic ×1 mode with the receiver CDR in
automatic lock mode.
Figure 2–11. Reset Sequence When Using the PLL Dynamic Reconfiguration Controller to Change
the Data Rate of the Transceiver Channel
Notes to
(1) The pll_configupdate and pll_areset signals are driven by the ALTPLL_RECONFIG megafunction. For
(2) For t
As shown in
dynamic reconfiguration controller to change the configuration of the PLLs in the
transmitter channel:
1. Assert the tx_digitalreset, rx_analogreset, and rx_digitalreset
Reset and Control Signals
signals. The pll_configupdate signal is asserted (marker 1) by the
ALTPLL_RECONFIG megafunction after the final data bit is sent out. The
pll_reconfig_done signal is asserted (marker 2) to inform the
ALTPLL_RECONFIG megafunction that the scan chain process is completed. The
ALTPLL_RECONFIG megafunction then asserts the pll_areset signal (marker
3) to reset the transceiver PLL.
more information, refer to
Cyclone IV Dynamic Reconfiguration
Output Status Signals
pll_configupdate (1)
LTD_Auto
Figure
pll_reconfig_done
rx_analogreset
tx_digitalreset
rx_digitalreset
rx_freqlocked
pll_areset (1)
pll_locked
duration, refer to the
2–11:
Figure
2–11, perform the following reset procedure when using the PLL
1
AN 609: Implementing Dynamic Reconfiguration in Cyclone IV GX Devices
2
Cyclone IV Device Datasheet
chapter.
3
Figure 2–11
Chapter 2: Cyclone IV Reset Control and Power Down
chapter.
4
Five parallel clock cycles
when you use the PLL dynamic
5
Dynamic Reconfiguration Reset Sequences
© December 2010 Altera Corporation
7
6
t
LTD_Auto
(2)
and the
8
Related parts for EP4CGX150CF23I7
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-25T](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: