EP4CGX150CF23I7 Altera, EP4CGX150CF23I7 Datasheet - Page 360
EP4CGX150CF23I7
Manufacturer Part Number
EP4CGX150CF23I7
Description
IC CYCLONE IV FPGA 150K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV GXr
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CGX150CF23I7
Number Of Logic Elements/cells
149760
Number Of Labs/clbs
9360
Total Ram Bits
6480000
Number Of I /o
270
Voltage - Supply
1.16 V ~ 1.24 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4CGX150CF23I7
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP4CGX150CF23I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 360 of 478
- Download datasheet (13Mb)
1–80
Table 1–27. Receiver Ports in ALTGX Megafunction for Cyclone IV GX (Part 1 of 3)
Cyclone IV Device Handbook, Volume 2
RX PCS
Block
rx_syncstatus
rx_patternde
tect
rx_bitslip
rx_rlv
rx_invpolarity
rx_enapattern
align
rx_rmfifodata
inserted
rx_rmfifodata
deleted
Port Name
Output
Output
Output
Output
Output
Output
Input/
Input
Input
Input
Synchronous to tx_clkout (non-
bonded modes with rate match FIFO),
rx_clkout (non-bonded modes
without rate match FIFO),
coreclkout (bonded modes), or
rx_coreclk (when using the
optional rx_coreclk input)
Synchronous to tx_clkout (non-
bonded modes with rate match FIFO),
rx_clkout (non-bonded modes
without rate match FIFO),
coreclkout (bonded modes), or
rx_coreclk (when using the
optional rx_coreclk input)
Asynchronous signal. Minimum pulse
width is two
parallel clock cycles.
Asynchronous signal. Driven for a
minimum of two recovered clock
cycles in configurations without byte
serializer and a minimum of three
recovered clock cycles in
configurations with byte serializer.
Asynchronous signal. Minimum pulse
width is two parallel clock cycles.
Asynchronous signal.
Synchronous to tx_clkout (non-
bonded modes) or coreclkout
(bonded modes)
Synchronous to tx_clkout (non-
bonded modes) or coreclkout
(bonded modes)
Clock Domain
Chapter 1: Cyclone IV Transceivers Architecture
Word alignment synchronization status indicator. This
signal passes through the RX Phase Compensation FIFO.
■
Indicates when the word alignment logic detects the
alignment pattern in the current word boundary. This signal
passes through the RX Phase Compensation FIFO.
Bit-slip control for the word aligner configured in bit-slip
mode.
■
Run-length violation indicator.
■
Generic receiver polarity inversion control.
■
Controls the word aligner operation configured in manual
alignment mode.
Rate match FIFO insertion status indicator.
■
Rate match FIFO deletion status indicator.
■
Not available in bit-slip mode
At every rising edge, word aligner slips one bit into the
received data stream, effectively shifting the word
boundary by one bit.
A high pulse indicates that the number of consecutive 1s
or 0s in the received data stream exceeds the
programmed run length violation threshold.
A high level to invert the polarity of every bit of the 8- or
10-bit data to the word aligner.
A high level indicates the rate match pattern byte is
inserted to compensate for the PPM difference in the
reference clock frequencies between the upstream
transmitter and the local receiver.
A high level indicates the rate match pattern byte is
deleted to compensate for the PPM difference in the
reference clock frequencies between the upstream
transmitter and the local receiver.
© December 2010 Altera Corporation
Transceiver Top-Level Port Lists
Description
Related parts for EP4CGX150CF23I7
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: