MC68030RC40C Freescale Semiconductor, MC68030RC40C Datasheet - Page 113

no-image

MC68030RC40C

Manufacturer Part Number
MC68030RC40C
Description
IC MPU 32BIT ENHANCED 128-PGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68030RC40C

Processor Type
M680x0 32-Bit
Speed
40MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
128-PGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
40MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Through Hole
Pin Count
128
Package Type
PGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68030RC40C
Manufacturer:
MOT
Quantity:
100
Part Number:
MC68030RC40C
Manufacturer:
MOT
Quantity:
100
Part Number:
MC68030RC40C
Manufacturer:
MOT
Quantity:
5 704
3
3-28
The CLR instruction clears register D1 to zero, and the MOVE instruction
The code fragment to delete an element from a doubly linked list is similar
to be deleted into register D2. Assuming this is not the last element in the
The CAS2 instruction can also be used to correctly maintain a first-in-first-
The code fragment shown in Figure 3-4 illustrates the insertion of an element
of LIST-PUT and LIST-GET into registers A0 and A1, respectively. The next
This time, the BEQ instruction does not branch, and the following MOVE
instruction moves the address in DO to the NEXT pointer of the new element.
into these pointers.
the pointers have not been updated, the CAS2 instruction loads the address
out doubly linked list. A doubly linked list needs two controlled locations,
LIST-PUT and LIST-GET, which contain pointers to the last element inserted
in the list and the next to be removed, respectively. If the list is empty, both
pointers are NULL (0).
in a doubly linked list. The first two instructions load the effective addresses
instruction moves the address of the new element into register D2. Another
MOVE instruction moves the address in LIST-PUT into register DO. At label
DILOOP, a TST instruction tests the value in DO, and the BEQ instruction
branches to the MOVE instruction when DO is equal to zero. Assuming the
list is empty, this MOVE instruction is executed next; it moves the zero in
DO into the NEXT and LAST pointers of the new element. Then the CAS2
instruction moves the address of the new element into both LIST_PUT and
LIST-GET, assuming that both of these pointers still contain zero. If not, the
BNE instruction branches to the TST instruction at label DILOOP to try again.
moves the zero into the LAST pointer of the new element. The LEA instruction
loads the address of the LAST pointer of the most recently inserted element
into register A1. Assuming the LIST-PUT pointer and the pointer in A1 have
not been changed, the CAS2 instruction stores the address of the new element
(see Figure 3-5). The first two instructions load the effective addresses of
pointers LIST-PUT and LIST-GET into registers A0 and A1, respectively. The
MOVE instruction at label DDLOOP moves the LIST-GET pointer into register
DI. The BEQ instruction that follows branches out of the routine when the
pointer is zero. The MOVE instruction moves the LAST pointer of the element
list, the Z condition code is not set, and the branch to label DDEMPTY does
not occur. The LEA instruction loads the address of the NEXT pointer of the
element at the address in D2 into register A2. The next instruction, a CLR
instruction, clears register DO to
address in D1 to the LIST-GET pointer and to the address in register A2. If
in D2 into the LIST-GET pointer and zero into the address in register A2.
MC68030 USER'S MANUAL
z e r o .
The CAS2 instruction compares the
MOTOROLA

Related parts for MC68030RC40C