TXC-06101AILQ Transwitch Corporation, TXC-06101AILQ Datasheet - Page 145

no-image

TXC-06101AILQ

Manufacturer Part Number
TXC-06101AILQ
Description
Manufacturer
Transwitch Corporation
Datasheet

Specifications of TXC-06101AILQ

Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
PQFP
Rad Hardened
No
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TXC-06101AILQ
Manufacturer:
ATMEL
Quantity:
100
Company:
Part Number:
TXC-06101AILQ A
Quantity:
32
Part Number:
TXC-06101AILQ-A
Manufacturer:
TRANSWITCH
Quantity:
20 000
The Tx Terminal Port SPE-only Format is shown in Figure 68. This is a serial, 51.84 Mbit/s format in which
TOH Bytes are not present. In their place, gaps are inserted in the data stream. TTDI is clocked in on the Ris-
ing Edge of TTCI/O. The order of input is MSB
High during the J1 Byte time and, optionally, V1 Byte times. The V1 Byte time option is enabled when the con-
trol H4INT is set to "1". As indicated, the J1 or V1 Byte may have a gap(s) within it. For gapping purposes, the
signal is divided into nine contiguous subframes. Each Subframe contains 720 bit times. Normally there will be
696 data bits per subframe. This situation requires 24 gaps. Subframes containing Pointer Decrements will
contain 704 data bits and will require 16 gaps. Subframes containing Pointer Increments will contain 688 data
bits and will require 32 gaps. In all subframes the required gaps may occur at any time. Figure
ing identical to the Rx Terminal Port output.
Ex-Kx / TOH Ports
The PHAST-1 has two ports for external access to the TOH Bytes. These are the Rx and Tx E
Ports. They may be operated in either of two operating modes. The first is OW/APS, which affords access to
the E1, E2, K1 and K2 Bytes. The second operating mode is All TOH. In this mode of operation all TOH bytes
are accessible. The operating mode is controlled by OA (CR6; 0FE[H], Bit 0). When set to "1" the OW/APS
Mode is selected. A Logic level of "0" selects All TOH Mode. The pins for these ports are shown below.
TTCI/O
TTDI
TSPEI/O
TSYNI/O
ORCO
ORDO
SRFR
LRFR
RAP/RTS -
(input)
(input)
(input)
msb
-
-
-
-
Proprietary TranSwitch Corporation Information for use Solely by its Customers
Rx OW/APS - TOH Port
Clock; 576 kHz in OW/APS Mode
Output Data
E2 Byte Identifier
E1 Byte Identifier
K1, K2 Byte Strobe in OW/APS Mode
A1 Byte Identifier in All TOH Mode
lsb
1.728 MHz in All TOH Mode
BYTE (C1+1)
msb
Figure 68. Tx Terminal Port SPE-only Format
lsb
30 BIT TIMES
msb
- 145 of 196 -
LSB. TSPEI/O is Low during the gaps in TTDI. TSYNI/O is
DATA SHEET
OTCO
OTDI
STFR
LTFR
TAP/TTS -
lsb
-
-
-
-
Tx OW/APS - TOH Port
Clock; 576 kHz in OW/APS Mode
Input Data
E1 Byte Identifier
E2 Byte Identifier
K1, K2 Byte Strobe in OW/APS Mode
A1 Byte Identifier in All TOH Mode
msb
J1 Time
1.728 MHz in All TOH Mode
J1
lsb
IF V1 TIME & IF ENABLED
msb
68
TXC-06101
depicts spac-
Ed. 3, April 2001
TXC-06101-MB
X
PHAST-1
-K
X
lsb
/ TOH

Related parts for TXC-06101AILQ