TXC-06101AILQ Transwitch Corporation, TXC-06101AILQ Datasheet - Page 172

no-image

TXC-06101AILQ

Manufacturer Part Number
TXC-06101AILQ
Description
Manufacturer
Transwitch Corporation
Datasheet

Specifications of TXC-06101AILQ

Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
PQFP
Rad Hardened
No
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TXC-06101AILQ
Manufacturer:
ATMEL
Quantity:
100
Company:
Part Number:
TXC-06101AILQ A
Quantity:
32
Part Number:
TXC-06101AILQ-A
Manufacturer:
TRANSWITCH
Quantity:
20 000
Tx A1 and A2 Selection
The A1 and A2 Bytes sent to the Tx Line are always taken from the Insert A1 and A2 Locations. TRFRM
(CR11; 1FB[H], Bit 7) and TFRMEXT (CR14; 1FE[H], Bit 7) determine the Insert Location content. The source
selection is shown below where: & = the logical "AND" function, + = the logical "OR" function, and = represents
a control state.
Tx C1/J0 Selection
Controls J0EN0, J0EN1, TXC1EXT (CR14; 1FE[H], Bit 6), TRC1(CR9; 1F9[H], Bit 6),and OA are used to con-
trol the C1 Selection. J0ENx selects the Insert Location as shown in Table 25. If J0EN1 = "1" the Insert loca-
tions consist of a 64-Byte RAM segment. Microprocessor access to these locations is by means of Locations
180[H] - 1BF[H], and is controlled by J0RWEN. When the Multiple Byte J0 messages are input via the TOH
Port, the storage method is controlled by J0ENx. When J0EN(1,0) = "10" the bytes are stored in rotating fash-
ion with no specific starting point. If J0EN(1,0) = "11" the reception of ASCII characters CR and LF, in
sequence, will synchronize the J0 Counter so that the next J0 Byte will be written at the location that is
accessed at address 180[H].
TRFRM = "1"
J0EN1
Section
Line
0
1
1
Proprietary TranSwitch Corporation Information for use Solely by its Customers
Generate
J0EN0
0
1
Byte
-
(B1)
(B2)
D10
D1
D4
D7
A1
Z1
Single Byte C1/J0 - 13C[H]
16/64-byte RAM segment used for J0 - accessed at 180[H]-1BF[H].
If external, storage is not aligned.
16/64-byte RAM segment used for J0 - accessed at 180[H]-1BF[H].
If external, storage is aligned.
Location
Table 24. Tx Insert TOH Locations
125[H]
128[H]
12B[H]
12E[H]
13A[H]
136[H]
134[H]
135[H]
Table 25. Tx C1/J0 Options
TRFRM = "0"
& TFRMEXT = "0"
+
TRFRM = "0"
& TFRMEXT = "1"
& OA = "1"
- 172 of 196 -
DATA SHEET
Byte
µPro
D11
D2
D5
D8
A2
E1
K1
Z2
Transmit Function
Location
12C[H]
13E[H]
12F[H]
13B[H]
137[H]
138[H]
126[H]
129[H]
TRFRM = "0"
& TFRMEXT = "1"
& OA = "0"
Byte
D12
C1
F1
D3
H3
K2
D6
D9
E2
External
Location
13C[H]
13D[H]
12D[H]
13F[H]
12A[H]
127[H]
133[H]
130[H]
139[H]
TXC-06101
Ed. 3, April 2001
TXC-06101-MB
PHAST-1

Related parts for TXC-06101AILQ