TXC-06101AILQ Transwitch Corporation, TXC-06101AILQ Datasheet - Page 171

no-image

TXC-06101AILQ

Manufacturer Part Number
TXC-06101AILQ
Description
Manufacturer
Transwitch Corporation
Datasheet

Specifications of TXC-06101AILQ

Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
PQFP
Rad Hardened
No
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TXC-06101AILQ
Manufacturer:
ATMEL
Quantity:
100
Company:
Part Number:
TXC-06101AILQ A
Quantity:
32
Part Number:
TXC-06101AILQ-A
Manufacturer:
TRANSWITCH
Quantity:
20 000
Tx Path RDI Insertion
Path RDI (RDI-Pxx where: xx = SD, PD, or CD) transmission is accomplished using the coding described in
Table 14. Transmission of RDI-Pxx consists of overwriting bits 5-7 of the G1 Byte selected above with the
appropriate code. There are ten controls associated with Path RDI insertion. Automatic RDI-Pxx insertion is
enabled by TPRDIEN. B3PRDISD, B3PRDICD and TOHPRDISD (CR19; 1DB[H], Bits 2, 1, and 0) enable the
B3 Excessive Bit Error Rate and TOH Faults in the appropriate RDI-Pxx equations. C2MPRDI and C2UPRDI
(CR7; 1DE[H], Bits 3 and 2) enable Signal Label Mismatch and Signal Label Unequipped in the appropriate
RDI-Pxx equations. The duration for sending RDI-Pxx is controlled by TPRDI20 (CR17; 1DD[H], Bit 0). If at the
"0" Logic Level PRDI will be sent for the duration of the causative event. When set to "1", PRDI will be sent for
a minimum of 20 Frames. TPRDISD, TPRDICD and TPRDIPD (CR19; 1DB[H], Bits 5, 4, and 3) are used to
force the insertion of RDI-Pxx. When the control bit RING is activated the RDI-Pxx information to be inserted
will come from the Ring Port. It should be noted that, when RING = "1", only the control TPRIDISD operates on
the inserted Path RDI. The controls TPRDICD and TPRDIPD operate on the Ring Port output sent to the com-
panion device. When RING = "0" all three controls operate on the inserted Path RDI.
Tx Idle Insertion
The Insertion of a Path Idle Signal is performed at the command of the µPro via the control TIDL (CR7;
1DE[H], Bit 7). The Path Idle Signal that is inserted may be one of two forms:
The form of the idle signal is selected by the control IDLSEL (CR7; 1DE[H], Bit 6). The first form is selected
when IDLSEL = "0". The second type of Path Idle is selected when IDLSEL = "1". When TIDL = "0", POH byte
selection is as described above. When TIDL = "1" and IDLSEL = "0”, all POH selection controls are disre-
garded. When TIDL and IDLSEL both are set to "1", TPATH is disregarded and all POH bytes are taken from
the Insert Locations.
TRANSMIT TOH ASSEMBLY
The Tx OH Generator is responsible for creating the signal that will be output on the Tx Line. The Tx Line Out-
puts consist of serial data - TLDO, and serial clock - TLCO. The functions performed include TOH Selection,
Alarm Insertion, BIP-8 Calculations and Scrambling. The assembled SPE is taken from either the Tx Re-timing
FIFO or the Tx Terminal Processor (Tx Re-timing disabled). In SONET Mode the TOH Bytes sent to the Tx
Line have four possible sources:
Individual controls are used to select, on a per byte (or functional byte group) basis, between the various
options. If SPE-only Mode is selected or TCLK = "1", then the settings which would enable option 1 are disre-
garded and only Options 2 through 4 are available.
Table
nal sent to the Tx Line when Option 1 is not selected. The B1 and B2 locations contain internally generated
values. All other locations contain values written by the µPro or external values from the Tx TOH Port. In the
OW/APS Mode, only the E1, E2, K1 and K2 Bytes may be externally created. In All TOH Mode, all TOH Bytes
except B1, B2, H1, H2 and H3 may be externally generated.
1. All bytes of the SPE (including the POH Bytes) are set to zero.
2. All bytes of the SPE except the POH Bytes are set to zero.
1. The TOH Bytes input at the Tx Terminal Port
2. Information written by the µPro.
3. The TOH Bytes input at the Order Wire/APS Port, Section DCC Port, and Line DCC Port
4. The TOH Bytes input at the Tx TOH Port in All TOH Mode
24
lists the TOH Insert Byte locations. These locations contain the TOH Bytes that will appear in the sig-
Proprietary TranSwitch Corporation Information for use Solely by its Customers
- 171 of 196 -
DATA SHEET
TXC-06101
Ed. 3, April 2001
TXC-06101-MB
PHAST-1

Related parts for TXC-06101AILQ