SAB80C535N Infineon Technologies, SAB80C535N Datasheet - Page 12

SAB80C535N

Manufacturer Part Number
SAB80C535N
Description
Manufacturer
Infineon Technologies
Datasheet

Specifications of SAB80C535N

Cpu Family
C500
Device Core
8051
Device Core Size
8b
Frequency (max)
12MHz
Interface Type
Serial
Program Memory Type
ROMLess
Program Memory Size
Not Required
Total Internal Ram Size
256Byte
# I/os (max)
48
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
4.5V
On-chip Adc
8-chx8-bit
Instruction Set Architecture
CISC
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
68
Package Type
PLCC
Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAB80C535N
Manufacturer:
INT
Quantity:
1 800
Part Number:
SAB80C535N
Manufacturer:
INT
Quantity:
500
Part Number:
SAB80C535N
Manufacturer:
INFINEO
Quantity:
1 247
Part Number:
SAB80C535N
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
SAB80C535N-16
Manufacturer:
INT
Quantity:
1 800
Part Number:
SAB80C535N-16
Manufacturer:
INT
Quantity:
500
Part Number:
SAB80C535N/TR
Manufacturer:
INT
Quantity:
1 800
Pin Definitions and Functions (cont’d)
Symbol
PSEN
ALE
EA
P0.0-P0.7 52-59
Semiconductor Group
Pin
P-LCC-68
49
50
51
Pin
P-MQFP-80
47
48
49
52-59
Input (I)
Output (O)
O
O
I
I/O
11
Function
The Program store enable
output is a control signal that enables the
external program memory to the bus
during external fetch operations. It is
activated every six oscillator periods,
except during external data memory
accesses. The signal remains high during
internal program execution.
The Address latch enable
output is used for latching the address into
external memory during normal operation.
It is activated every six oscillator periods,
except during an external data memory
access.
External access enable
When held high, the SAB 80C515
executes instructions from the internal
ROM as long as the PC is less than 8192.
When held low, the SAB 80C515 fetches
all instructions from external program
memory. For the SAB 80C535 this pin
must be tied low.
Port 0
is an 8-bit open-drain bidirectional I/O
port.
Port 0 pins that have 1's written to them
float, and in that state can be used as
high-impedance inputs.
Port 0 is also the multiplexed low-order
address and data bus during accesses to
external program and data memory. In
this application it uses strong internal
pullup resistors when issuing 1's.
Port 0 also outputs the code bytes during
program verification in the SAB 80C515.
External pullup resistors are required
during program verification.
SAB 80C515/80C535

Related parts for SAB80C535N