TDA5252XT Infineon Technologies, TDA5252XT Datasheet - Page 83
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
TDA5252XT
Manufacturer Part Number
TDA5252XT
Description
Manufacturer
Infineon Technologies
Datasheet
1.TDA5252XT.pdf
(86 pages)
Specifications of TDA5252XT
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Product Depth (mm)
4.4mm
Product Length (mm)
9.7mm
Operating Supply Voltage (min)
2.1V
Operating Supply Voltage (max)
5.5V
Lead Free Status / Rohs Status
Compliant
List of Tables
Table 2-1
Table 2-2
Table 2-3
Table 2-4
Table 2-5
Table 2-6
Table 2-7
Table 2-8
Table 2-9
Table 2-10
Table 2-11
Table 2-12
Table 2-13
Table 2-14
Table 2-15
Table 2-16
Table 2-17
Table 2-18
Table 2-19
Table 2-20
Table 2-21
Table 2-22
Table 2-23
Table 2-24
Table 2-25
Table 2-26
Table 2-27
Table 2-28
Table 2-29
Table 2-30
Table 2-31
Table 3-1
Table 3-2
Table 3-3
Table 3-4
Table 3-5
Table 3-6
Table 3-7
Table 3-8
Table 3-9
Table 3-10
Table 3-11
Table 3-12
Data Sheet
Pin Definition and Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 00H: CONFIG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 00H: CONFIG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 00H: CONFIG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PwdDD Pin Operating States . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Bus Interface Format. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Chip address Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3-wire Bus Write Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3-wire Bus Read Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 01H: FSK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 02H: XTAL_TUNING . . . . . . . . . . . . . . . . . . . . . . . . . .
Crystal and crystal oscilator dependency . . . . . . . . . . . . . . . . . . . . .
Typical values of parasitic capacitances . . . . . . . . . . . . . . . . . . . . . .
Sub Address 0EH: XTAL_CONFIG. . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 02H: XTAL_TUNING . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 01H: FSK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Default oscillator settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Internal Tuning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Default Setup (without internal tuning & without Pin21 usage) . . . . .
3dB cutoff frequencies I/Q Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Limiter Bandwidth . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 00H: CONFIG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I2C Bus Write Mode 8 Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I2C Bus Write Mode 16 Bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I2C Bus Read Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Addresses of Data Registers Write. . . . . . . . . . . . . . . . . . . . . .
Sub Addresses of Data Registers Read. . . . . . . . . . . . . . . . . . . . . .
Sub Address 00H: CONFIG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 03H: LPF. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Addresses 04H / 05H: ON/OFF_TIME . . . . . . . . . . . . . . . . . . .
Sub Address 06H: COUNT_TH1 . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 07H: COUNT_TH2 . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 08H: RSSI_TH3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 0DH: CLK_DIV . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 0EH: XTAL_CONFIG . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 0FH: BLOCK_PD . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 80H: STATUS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sub Address 81H: ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
MODE settings: CONFIG register . . . . . . . . . . . . . . . . . . . . . . . . . .
CLK_DIV Output Selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CLK_DIV Setting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Source for 6Bit-ADC Selection (Register 08H). . . . . . . . . . . . . . . . .
3dB cutoff frequencies Data Filter . . . . . . . . . . . . . . . . . . . . . . . . . .
83
TDA5252 G2
Version 1.1
2007-02-26
page 11
page 18
page 18
page 21
page 22
page 23
page 25
page 25
page 25
page 25
page 26
page 26
page 27
page 27
page 27
page 28
page 28
page 28
page 28
page 28
page 28
page 29
page 29
page 29
page 29
page 29
page 29
page 30
page 35
page 35
page 35
page 48
page 53
page 54
page 55
page 55
page 55
page 56
page 56
page 57
page 58
page 59
page 61