RS8234EBGC Mindspeed Technologies, RS8234EBGC Datasheet - Page 102

no-image

RS8234EBGC

Manufacturer Part Number
RS8234EBGC
Description
RS8234EBGC ATM XBR SAR
Manufacturer
Mindspeed Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RS8234EBGC
Manufacturer:
MINDSPEED
Quantity:
67
Part Number:
RS8234EBGC
Manufacturer:
AD
Quantity:
64
Part Number:
RS8234EBGC
Manufacturer:
MNDSPEED
Quantity:
648
Table 4-20. Segmentation Status Queue Base Table Entry
4.0 Segmentation Coprocessor
4.3 Segmentation Control and Data Structures
Table 4-21. Segmentation Status Queue Base Table Entry Field Descriptions
4-24
Word 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BASE_PNTR
LOCAL
SIZE
WRITE
READ_UD
0
1
4.3.5.3 Status Queue
Field Name
SIZE
Rsvd
Overflow
Points (Bits 31:2) to base of status queue. Bits 1:0 are always zero (word aligned).
0 - Status queue located in PCI address space.
1 - Status queue located in SAR shared memory address space.
This bit should be set to zero for a write-only PCI host architecture.
Number of entries in this status queue:
00 = 64
01 = 256
10 = 1,024
11 = 4,096
SAR write pointer. Represents the SAR’s current position in the queue.
Last update of the host processor read pointer. This field is written by the host processor.
The location and size of each queue is independently programmable via these
base tables.
in the queues with fields in the base table entries. The host manages the queues as
write-only status queues. The status queue base table entry contains all of the
SAR’s write-only control variables.
Since status queues contain a finite number of entries, it is possible that the SAR
will exhaust the available entries. Although the SAR handles this condition, the
host should attempt to prevent overflows.
(WRITE=READ_UD-1), and alerts the host to this condition by setting the OVFL
bit in the status entry. Until the host services the queue and increments the
READ_UD pointer in the base table register, the RS8234 inhibits segmentation
on all channels that report on the overflowed status queue. All other channels are
unaffected.
The SAR tracks its current position and the most recent known host position
Table 4-20
The RS8234 detects when it writes the last available entry in a status queue
WRITE
Mindspeed Technologies
and
Table 4-21
BASE_PNTR
describe the format of these entries.
ATM ServiceSAR Plus with xBR Traffic Management
Description
Rsvd
READ_UD
28234-DSH-001-B
RS8234

Related parts for RS8234EBGC