DS21354L Maxim Integrated Products, DS21354L Datasheet - Page 31

IC TXRX E1 1-CHIP 3.3V 100-LQFP

DS21354L

Manufacturer Part Number
DS21354L
Description
IC TXRX E1 1-CHIP 3.3V 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21354L

Function
Single-Chip Transceiver
Interface
E1, HDLC
Number Of Circuits
1
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
Remote and AIS Alarm Detector / Generator
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21354L
Manufacturer:
Maxim
Quantity:
241
Part Number:
DS21354L
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21354L+
Manufacturer:
TI
Quantity:
2 487
Part Number:
DS21354L+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21354LB+
Manufacturer:
Maxim
Quantity:
154
Part Number:
DS21354LB+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21354LC1+
Manufacturer:
Maxim
Quantity:
90
Part Number:
DS21354LC1+
Manufacturer:
MAXIM
Quantity:
8
Part Number:
DS21354LC1+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21354LC1+
Manufacturer:
MAXIM
Quantity:
2 000
Part Number:
DS21354LC1+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21354LN
Manufacturer:
Maxim Integrated
Quantity:
10 000
IDR: DEVICE IDENTIFICATION REGISTER (Address = 0F Hex)
RCR1: RECEIVE CONTROL REGISTER 1 (Address = 10 Hex)
SYMBOL
SYMBOL
RESYNC
(MSB)
(MSB)
RSMF
SYNCE
T1E1
RSMF
RSIO
T1E1
RSM
Bit 6
Bit 5
Bit 4
FRC
ID3
ID2
ID1
ID0
POSITION
POSITION
RSM
Bit 6
RCR1.7
RCR1.6
RCR1.5
RCR1.4
RCR1.3
RCR1.2
RCR1.1
RCR1.0
IDR.7
IDR.6
IDR.5
IDR.4
IDR.3
IDR.1
IDR.2
IDR.0
RSIO
Bit 5
T1 or E1 Chip Determination Bit. Set to 1.
0 = T1 chip
1 = E1 chip
Bit 6. See
Bit 5. See
Bit 4. See
Chip Revision Bit 3. MSB of a decimal code that represents the chip
revision.
Chip Revision Bit 2.
Chip Revision Bit 1.
Chip Revision Bit 0. LSB of a decimal code that represents the chip
revision.
RSYNC Multiframe Function. Only used if the RSYNC pin is
programmed in the multiframe mode (RCR1.6=1).
0 = RSYNC outputs CAS multiframe boundaries
1 = RSYNC outputs CRC4 multiframe boundaries
RSYNC Mode Select.
0 = frame mode (see the timing in Section 18)
1 = multiframe mode (see the timing in Section 18)
RSYNC I/O Select. (Note: this bit must be set to zero when RCR2.1=0).
0 = RSYNC is an output (depends on RCR1.6)
1 = RSYNC is an input (only valid if elastic store enabled)
Not Assigned. Should be set to zero when written.
Not Assigned. Should be set to zero when written.
Frame Resync Criteria.
0 = resync if FAS received in error 3 consecutive times
1 = resync if FAS or bit 2 of non-FAS is received in error three
consecutive times
Sync Enable.
0 = auto resync enabled
1 = auto resync disabled
Resync. When toggled from low to high, a resync is initiated. Must be
cleared and set again for a subsequent resync.
Table
Table
Table
Bit 4
5-1.
5-1.
5-1.
31 of 124
NAME AND DESCRIPTION
NAME AND DESCRIPTION
ID3
FRC
ID2
SYNCE
ID1
RESYNC
(LSB)
(LSB)
ID0

Related parts for DS21354L