DS21354L Maxim Integrated Products, DS21354L Datasheet - Page 99

IC TXRX E1 1-CHIP 3.3V 100-LQFP

DS21354L

Manufacturer Part Number
DS21354L
Description
IC TXRX E1 1-CHIP 3.3V 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21354L

Function
Single-Chip Transceiver
Interface
E1, HDLC
Number Of Circuits
1
Voltage - Supply
3.14 V ~ 3.47 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
Remote and AIS Alarm Detector / Generator
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21354L
Manufacturer:
Maxim
Quantity:
241
Part Number:
DS21354L
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21354L+
Manufacturer:
TI
Quantity:
2 487
Part Number:
DS21354L+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21354LB+
Manufacturer:
Maxim
Quantity:
154
Part Number:
DS21354LB+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21354LC1+
Manufacturer:
Maxim
Quantity:
90
Part Number:
DS21354LC1+
Manufacturer:
MAXIM
Quantity:
8
Part Number:
DS21354LC1+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21354LC1+
Manufacturer:
MAXIM
Quantity:
2 000
Part Number:
DS21354LC1+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21354LN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Figure 17-1. IBO Basic Configuration Using Four SCTs
17.1.
In channel interleave mode data is output to the PCM data-out bus one channel at a time from each of the
connected SCTs until all channels of frame n from all each SCT has been place on the bus. This mode can
be used even when the connected SCTs are operating asynchronous to each other. The elastic stores will
manage slip conditions. See
17.2.
In frame-interleave mode, data is output to the PCM data-out bus one frame at a time from each of the
connected SCTs. This mode is used only when all connected SCTs are synchronous. In this mode, slip
conditions are not allowed. See
Channel Interleave
Frame Interleave
MASTER
SCT
SLAVE #1
CI
CO
CI
CO
RSYSCLK
TSYSCLK
RSYSCLK
TSYSCLK
TSSYNC
TSSYNC
RSYNC
RSYNC
TSER
RSER
TSER
RSER
RSIG
TSIG
RSIG
TSIG
Figure 18-11
Figure 18-2
and
and
Figure 18-5
Figure 18-6
99 of 124
SALVE #3
SLAVE #2
CI
CO
CI
CO
RSYSCLK
TSYSCLK
RSYSCLK
TSYSCLK
TSSYNC
TSSYNC
for details.
RSYNC
RSYNC
TSER
RSER
TSER
RSER
for details.
RSIG
TSIG
RSIG
TSIG
8.192MHz System Clock In
System 8KHz Frame Sync In
PCM Signaling Out
PCM Signaling In
PCM Data In
PCM Data Out

Related parts for DS21354L