PSB 2132 H V2.2 Infineon Technologies, PSB 2132 H V2.2 Datasheet - Page 9

• Manufacturer Part Number: PSB 2132 H V2.2
• Description: IC CODEC FILTER 2CHAN MQFP-64
• Manufacturer: Infineon Technologies
• Series: SICOFI®r

Specifications of PSB 2132 H V2.2

• Package / Case: 64-QFP
• Function: CODEC Filter
• Interface: IOM-2 PCM, SPI
• Number Of Circuits: 2
• Voltage - Supply: 5V
• Current - Supply: 18mA
• Power (watts): 90mW
• Mounting Type: Surface Mount
• Includes: Level Metering Function, Tone Generation
• Number Of Adc Inputs: 2
• Number Of Dac Outputs: 2
• Interface Type: Serial
• Operating Supply Voltage: 5 V
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: 0 C
• Number Of Channels: 2
• Snr: 35.4 dB
• Supply Current: 40 mA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Operating Temperature: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: PSB2132HV2.2XT; SP000007696

List of Tables
Table 1
Table 2
Table 3
Table 4
Table 5
Table 6
Table 7
Table 8
Table 9
Table 10
Table 11
Table 12
Table 13
Table 14
Table 15
Table 16
Table 17
Table 18
Table 19
Table 20
Table 21
Table 22
Table 23
Table 24
Table 26
Table 27
Table 28
Table 29
Table 30
Table 31
Table 32
Table 33
Table 34
Table 35
Table 36
Table 37
Hardware Reference Manual
Pin Definitions and Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Register Values and Accessibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Input and Output Pin Behavior. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Maximum Signal Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Analog Voltage Levels Corresponding to 0 dBm0-Level . . . . . . . . . . . 14
Gain Accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Gain Deviations with Input Level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Attenuation with Frequency in Transmit and Receive Direction. . . . . . 18
Group Delay, Absolute Values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Group Delay Distortion with Frequency . . . . . . . . . . . . . . . . . . . . . . . . 19
Idle Channel Noise in Transmit Direction. . . . . . . . . . . . . . . . . . . . . . . 19
Idle Channel Noise in Receive Direction . . . . . . . . . . . . . . . . . . . . . . . 19
Harmonic and Intermodulation Distortion. . . . . . . . . . . . . . . . . . . . . . . 20
Signal-to-Total Distortion Ratio Measured with Sine Wave . . . . . . . . . 20
Single Frequency Distortion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Crosstalk Between Channels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Out-of-Band Signals Applied to the Analog Inputs (VINx) . . . . . . . . . . 22
Out-of-Band Signals at the Analog Outputs (VOUTx) . . . . . . . . . . . . . 23
Transhybrid Loss . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Analog Interface Pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
IOM-2 PCM Interface Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
IOM-2 Time Slot Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Signaling Interface: Pins and Functions for SLIC Interfaces . . . . . . . . 30
Clock Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Serial Microcontroller Interface: Pins and Functions . . . . . . . . . . . . . . 32
Register Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Read Access to Common Configuration Register (XR) Map . . . . . . . . 36
Write Access to Common Configuration Register (XR) Map . . . . . . . . 36
Channel-Specific Configuration Register (CR) Map (Read & Write) . . 36
Coefficient RAM (CRAM) Structure per Channel . . . . . . . . . . . . . . . . . 37
Coefficient RAM (CRAM) Structure per Set . . . . . . . . . . . . . . . . . . . . . 38
Types of Commands and Data Bytes. . . . . . . . . . . . . . . . . . . . . . . . . . 38
Analog Loop Programming in Register CR3, Bits 7 to 4 . . . . . . . . . . . 49
Digital Loop Programming in Register CR3, Bits 7 to 4 . . . . . . . . . . . . 50
Cut-Off Programming in Register CR2, Bits 7 to 5. . . . . . . . . . . . . . . . 51
PSB 2132
2001-02-20
Page